

# US Patent & Trademark Office

## Patent Public Search | Text View

---

|                      |                    |
|----------------------|--------------------|
| United States Patent | 12411790           |
| Kind Code            | B2                 |
| Date of Patent       | September 09, 2025 |
| Inventor(s)          | Chen; Yimin et al. |

---

### On-chip integrated circuit, data processing device, and data processing method

---

#### Abstract

An on-chip integrated circuit, a data processing device and a method are provided. The on-chip integrated circuit includes: a processor circuit and an accelerator circuit. The processor circuit includes a processor and a data storage area, the processor is connected to the data storage area through a first bus in the processor circuit. The accelerator circuit includes an accelerator and a second bus, the accelerator is connected to the second bus, and the second bus is bridged with the first bus corresponding to the data storage area, to perform data interaction between the accelerator and the data storage area, which can reduce the congestion on a bus of the processor and improve the quality of service of the application.

---

**Inventors:** Chen; Yimin (Los Angeles, CA), Lu; Shan (Los Angeles, CA), Zhang; Chuang (Los Angeles, CA), Zhang; Junmou (Los Angeles, CA), Cheng; Yuanlin (Beijing, CN), Wang; Jian (Beijing, CN)

**Applicant:** Lemon Inc. (Grand Cayman, KY)

**Family ID:** 83854320

**Assignee:** LEMON INC. (Grand Cayman, KY)

**Appl. No.:** 18/414920

**Filed:** January 17, 2024

#### Prior Publication Data

|                            |                         |
|----------------------------|-------------------------|
| <b>Document Identifier</b> | <b>Publication Date</b> |
| US 20240152474 A1          | May. 09, 2024           |

#### Foreign Application Priority Data

|    |                |               |
|----|----------------|---------------|
| CN | 202110514490.7 | May. 07, 2021 |
|----|----------------|---------------|

## Related U.S. Application Data

continuation parent-doc US 17737415 20220505 US 11914540 child-doc US 18414920

---

## Publication Classification

**Int. Cl.:** G06F13/40 (20060101)

**U.S. Cl.:**

**CPC** G06F13/4027 (20130101); G06F2213/40 (20130101)

## Field of Classification Search

**CPC:** G06F (13/4027); G06F (2213/40)

---

## References Cited

### U.S. PATENT DOCUMENTS

| Patent No.   | Issued Date | Patentee Name   | U.S. Cl.   | CPC          |
|--------------|-------------|-----------------|------------|--------------|
| 11914540     | 12/2023     | Chen et al.     | N/A        | N/A          |
| 2004/0041813 | 12/2003     | Kim             | 345/519    | G06T 15/005  |
| 2009/0028326 | 12/2008     | Qi              | 380/29     | G06F 9/3879  |
| 2011/0110435 | 12/2010     | Li              | 375/E7.026 | H04N 19/42   |
| 2012/0254587 | 12/2011     | Biran           | 712/34     | G06F 13/4022 |
| 2012/0284446 | 12/2011     | Biran et al.    | N/A        | N/A          |
| 2015/0317274 | 12/2014     | Arroyo et al.   | N/A        | N/A          |
| 2017/0109801 | 12/2016     | Devendra et al. | N/A        | N/A          |
| 2017/0293428 | 12/2016     | Radovanovic     | N/A        | N/A          |
| 2018/0028528 | 12/2017     | Hirsh et al.    | N/A        | N/A          |
| 2018/0285288 | 12/2017     | Bernat et al.   | N/A        | N/A          |
| 2019/0108145 | 12/2018     | Raghava         | N/A        | G06F 13/1668 |
| 2022/0358078 | 12/2021     | Chen            | N/A        | G06F 13/4068 |

### FOREIGN PATENT DOCUMENTS

| Patent No.  | Application Date | Country | CPC |
|-------------|------------------|---------|-----|
| 1487475     | 12/2003          | CN      | N/A |
| 103810133   | 12/2013          | CN      | N/A |
| 106462445   | 12/2016          | CN      | N/A |
| 103345429   | 12/2017          | CN      | N/A |
| 107748794   | 12/2017          | CN      | N/A |
| 106302209   | 12/2018          | CN      | N/A |
| 3109766     | 12/2015          | EP      | N/A |
| I528280     | 12/2015          | TW      | N/A |
| I858330     | 12/2023          | TW      | N/A |
| 2014006588  | 12/2013          | WO      | N/A |
| 2020/222915 | 12/2019          | WO      | N/A |

### OTHER PUBLICATIONS

Cota et al., “An Analysis of Accelerator Coupling in Heterogeneous Architectures”, DAC '15: Proceedings of the 52nd Annual Design Automation Conference, vol. 1, No. 202, Jun. 7, 2015, pp. 1-6. cited by applicant

Non-Final Office Action mailed Jun. 23, 2023 in U.S. Appl. No. 17/737,415. cited by applicant

European Search Report for EP Patent Application No. 22799223.7, Issued on Sep. 6, 2024, 10 pages. cited by applicant

Mantovani et al., “Agile SoC development with open ESP”, ICCAD, vol. 96, No. 1, Dec. 17, 2020, pp. 1-9. cited by applicant

Yoon et al., “Virtual Channels and Multiple Physical Networks: Two Alternatives to Improve NoC Performance”, IEEE, vol. 32, No. 12, Nov. 19, 2013, pp. 1906-1919. cited by applicant

First Office Action mailed Jul. 26, 2025 in Chinese Application No. 202110514490.7 (with English translation). cited by applicant

---

*Primary Examiner:* Patel; Nimesh G

*Attorney, Agent or Firm:* Faegre Drinker Biddle & Reath LLP

---

## **Background/Summary**

(1) This is a continuation of U.S. application Ser. No. 17/737,415, filed May 5, 2022, which claims priority to Chinese Patent Application No. 202110514490.7, titled “ON-CHIP INTEGRATED CIRCUIT, DATA PROCESSING DEVICE, AND DATA PROCESSING METHOD”, filed on May 7, 2021 with the National Intellectual Property Administration, PRC, which is incorporated herein by reference in its entirety.

### **FIELD**

(1) The present disclosure relates to the technical field of integrated circuits, and in particular to an on-chip integrated circuit, a data processing device, and a data processing method.

### **BACKGROUND**

(2) With the diversification requirements of data processing, the central processing unit (CPU) based on the von Neumann architecture has low data processing efficiency for some types of data processing, such as image data processing.

### **SUMMARY**

(3) This summary section is provided to introduce concepts in a simplified form, which will be described in detail in the following detailed description section. This summary section is not intended to identify key features or essential features of the claimed technical solution, nor is it intended to limit the scope of the claimed technical solution.

(4) An on-chip integrated circuit, a data processing device, and a data processing method are provided according to embodiments of the present disclosure.

(5) In a first aspect, an on-chip integrated circuit is provided according to an embodiment of the present disclosure, which includes a processor circuit and an accelerator circuit. The processor circuit includes a processor and a data storage area, and the processor is connected to the data storage area through a first bus. The accelerator circuit includes an accelerator and a second bus, the accelerator is connected to the second bus, and the second bus is bridged with the first bus corresponding to the data storage area, to perform data interaction between the accelerator and the data storage area.

(6) In a second aspect, a data processing device is provided according to an embodiment of the present disclosure, which includes the on-chip integrated circuit in the first aspect. The on-chip

integrated circuit includes a processor circuit and an accelerator circuit. The processor circuit includes a processor and a data storage area, the processor is connected to the data storage area through a first bus in the processor circuit. The accelerator circuit includes an accelerator and a second bus, the accelerator is connected to the second bus, and the second bus is bridged with the first bus corresponding to the data storage area, to perform data interaction between the accelerator and the data storage area.

(7) In a third aspect, a data processing method is provided according to an embodiment of the present disclosure, which is applied to the on-chip integrated circuit in the first aspect. The method includes: determining, in response to receiving a data processing request, an address of data to be processed corresponding to the data processing request; sending the address to the accelerator circuit; accessing, by the accelerator through the second bus in the accelerator circuit, the data storage area to obtain the data to be processed from the data storage area, wherein the second bus is bridged with the data storage area; and transmitting, by the accelerator circuit, a calculation result of the accelerator to the data storage area through the second bus in the accelerator circuit.

---

## Description

### BRIEF DESCRIPTION OF THE DRAWINGS

(1) The above and other features, advantages of the embodiments of the present disclosure will become more apparent when taken in conjunction with the drawings and with reference to the following detailed description. Throughout the drawings, the same or similar reference numbers refer to the same or similar elements. It should be understood that the drawings are schematic and that the components and elements are not necessarily drawn to scale.

(2) FIG. 1 is a schematic structural diagram of an on-chip integrated circuit according to an embodiment of the present disclosure;

(3) FIG. 2 is a schematic structural diagram of an on-chip integrated circuit according to another embodiment of the present disclosure;

(4) FIG. 3 is a schematic structural diagram of a data processing device according to an embodiment of the present disclosure; and

(5) FIG. 4 is a schematic flowchart of a data processing method according to an embodiment of the present disclosure.

### DETAILED DESCRIPTION OF EMBODIMENTS

(6) Embodiments of the present disclosure will be described in more detail below with reference to the drawings. While certain embodiments of the present disclosure are shown in the drawings, it should be understood that the present disclosure may be embodied in various forms and should not be construed as limited to the embodiments set forth herein, but rather are provided for the purpose of a more thorough and complete understanding of the present disclosure. It should be understood that the drawings and embodiments of the present disclosure are only for exemplary purposes, and are not intended to limit the protection scope of the present disclosure.

(7) It should be understood that various steps described in method embodiments of the present disclosure may be performed in different orders and/or in parallel. Furthermore, method embodiments may include additional steps and/or omit performing the illustrated steps. The scope of the present disclosure is not limited in this regard.

(8) As used herein, the term “including” and variations thereof means inclusive, that is, “including but not limited to”. The term “based on” means “based at least in part on.” The term “an embodiment” means “at least one embodiment”. The term “another embodiment” means “at least one another embodiment”. The term “some embodiments” means “at least some embodiments”. Relevant definitions of other terms will be given in the description below.

(9) It should be noted that concepts such as “first” and “second” mentioned in the present

disclosure are only used to distinguish different devices, modules or units, and are not used to limit the order or interdependence of functions performed by these devices, modules or units.

(10) It should be noted that the modifications of “a” and “a plurality” mentioned in the present disclosure are illustrative rather than restrictive, and those skilled in the art should understand that unless the context clearly indicates otherwise, they should be understood as “one or more”.

(11) The names of messages or information exchanged between multiple devices in the embodiments of the present disclosure are only for illustrative purposes, and are not intended to limit the scope of these messages or information.

(12) Reference is made to FIG. 1, which is a schematic structural diagram of an on-chip integrated circuit according to the present disclosure. As shown in FIG. 1, the on-chip integrated circuit includes: a processor circuit **11** and an accelerator circuit **12** that are located on the same chip.

(13) The processor circuit **11** includes a processor **111** and a data storage area **112**, and the processor **111** is connected to the data storage area **112** through a first bus arranged in the processor circuit **11**.

(14) The accelerator circuit **12** includes an accelerator **121** and a second bus **122**. The accelerator is connected with the second bus, and the second bus is bridged with the first bus corresponding to the data storage area, to perform data interaction between the accelerator and the data storage area.

(15) The above-mentioned bridging refers to providing a bridge point at the first bus corresponding to the data storage area, and the second bus is connected to the bridge point to perform data access of the accelerator from the data storage area **112**.

(16) The second bus may have one of the following topologies: a ring topology, a mesh topology, and a star topology.

(17) The second bus may comprise a cache coherent bus, or a non-cache coherent bus.

(18) The processor here may be a general-purpose processor (that is, a central processing unit, CPU), a graphics processor, and the like. The above general-purpose processor may access the data storage area through the first bus.

(19) The data storage area may include a cache, a dynamic random access memory (DRAM), and a static random access memory (SRAM).

(20) The above-mentioned data storage area may have a storage area identifier, and the processor and the accelerator store data in the data storage area according to the storage area identifier, or read data from the data storage area according to the storage area identifier.

(21) The data storage area may store a data processing result generated by the accelerator when processing data, or cache the data to be processed.

(22) Since the accelerator is dedicated for data processing, such as image data processing, or processing of intermediate data for artificial intelligence, the data amount of calculation required by the accelerator is large, and the data amount of the calculation result of the accelerator is also large.

(23) In order to improve the data processing capability of the integrated circuit, an accelerator dedicated to data processing is added to the chip where the processor is located, and the accelerator may share the first bus with the processor. Since the accelerator and the processor share the first bus, the accelerator is still limited by the first bus. Further, since the accelerator occupies a large bandwidth on the chip, it is easy to cause congestion of data transmission, resulting in problems of service quality.

(24) In the embodiment, the accelerator is provided with buses, so that the accelerator can communicate with the data storage area through its own bus by means of bridging. In this way, the accelerator is no longer limited by the buses in the processor core, and effect on the processor will not be excessive when the accelerator accessing resources of the processor on the bus, thereby reducing the congestion on the bus of the processor, thus improving the service quality (QoS) of the application.

(25) In some implementations of the embodiment, a dedicated data memory may be arranged in the accelerator circuit. The dedicated data memory may include, for example, a static random-access

memory (SRAM). Data to be processed and intermediate processing results may be stored in the dedicated data memory. The data interaction between the accelerator and the dedicated data memory does not affect the data path of the processor circuit, so that the congestion of data on the processor bus can be further reduced, and the quality of service of the application can be further improved.

(26) Reference may be made to FIG. 2, which is a schematic structural diagram of an on-chip integrated circuit according to another embodiment of the present disclosure. Like the embodiment shown in FIG. 1, the on-chip integrated circuit shown in FIG. 2 includes a processor circuit **21** and an accelerator circuit **22**. The processor circuit **21** includes a processor **211** and a data storage area, and the processor **211** is connected to the data storage area through a first bus arranged in the processor circuit **21**. The accelerator circuit **22** includes an accelerator **221** and a second bus **222**. The second bus **222** is bridged with the first bus corresponding to the data storage area, to perform data interaction between the accelerator **221** and the data storage area.

(27) Different from the embodiment shown in FIG. 1, in the embodiment shown in FIG. 2, the processor circuit **21** includes multiple data storage areas and multiple first bridge points **213**. The data storage area includes a data storage area 0, . . . , a data storage area X, a data storage area Y, and a data storage area Z, as shown in FIG. 2. The accelerator circuit also includes multiple second bridge points **223**.

(28) Each of the data storage areas corresponds to a first bridge point **213**. There is a one-to-one correspondence between the first bridge points **213** and the second bridge points **223**.

(29) The second bridge point **223** is connected to a corresponding first bridge point **213** through a second bus **222**.

(30) Each of the data storage areas may have a storage area identifier. The storage area identifier may include numbers and characters. Alternatively, the storage area identifier may be a serial number of the data storage area that is composed of the numbers and characters. The processor **211** or the accelerator **221** may access the data storage area according to the storage area identifier of the data storage area.

(31) By providing the second bridge point **223** corresponding to the first bridge point **213**, the accelerator **221** may determine the second bridge point **223** connected thereto according to the data storage area to be accessed, facilitating the accelerator **221** to access different data storage areas.

(32) It should be noted that the data storage area may include data storage units such as a cache, a dynamic random access memory (DRAM), and a static random access memory (SRAM). Each data storage unit may include multiple physical storage spaces.

(33) The data to be processed that is sent to the processor **211** may usually include an address of the data to be processed. The processor **211** may determine a target storage area identifier by using a first preset hash function according to the address of the data to be processed, and access a target data storage area corresponding to the target storage area identifier according to the target storage area identifier.

(34) In some implementations of this embodiment, the processor circuit **21** may include multiple processors **211**. Each data storage area may be accessed by at least one processor **211**.

(35) In the implementations, multiple processors **211** may perform cooperative operation through the first bus. Each processor may cache data in the data storage area.

(36) In the implementations, a first network-on-chip (NoC) may be formed through the first bus. The first network-on-chip may include multiple data channels. The multiple data storage areas are connected to each other through the data channels in the first network-on-chip.

(37) In some implementations, the first bridge point **213** has a first identifier, and the second bridge point **223** has a second identifier. The first identifier of the first bridge point **213** and the second identifier of the second bridge point **223** may be mapped to the storage area identifier of the data storage area corresponding to the first bridge point **213** based on a preset mapping relationship. The first identifier includes numbers and characters. The first identifier is used to distinguish a first

bridge point from others. The second identifier is used to distinguish a second bridge point from others.

(38) In the implementations, the accelerator circuit **22** further includes a positioning unit **224**. The positioning unit **224** is configured to determine a target storage area identifier according to an address of data to be processed, and determine the target first bridge point **213** and the target second bridge point **223** according to the target storage area identifier. Further, the accelerator **221** performs data interaction with a target storage area corresponding to the target storage area identifier according to the target second bridge point, the target first bridge point and the second bus **222** therebetween.

(39) In some application scenarios, the positioning unit **224** may be provided with a second preset hash function. The positioning unit **224** may calculate the target storage area identifier by using the second preset hash function according to the address of the data to be processed.

(40) In an alternative implementation, a length of a target path for accessing the target data storage area through the target first bridge point and the target second bridge point is smaller than that for accessing the target storage area through another first bridge point and another second bridge point.

(41) The path may include the first bridge point **213**, the second bridge point **223**, and a data channel inside the processor circuit.

(42) As schematically illustrated, for the target data storage area Y, there are two paths to the target data storage area, that is, a first path from a first bridge point a to a second bridge point a', and a second path from a first bridge point b to a second bridge point b' and through a data channel d in the processor circuit. The first path is shorter than the second path.

(43) The first path from the first bridge point a to the second bridge point a' may be used as the target path. The first bridge point a serve as the target first bridge point, and the second bridge point a' serves as the target second bridge point.

(44) In the application scenarios, the accelerator **221** accesses the target data storage area through the shortest path for data access, which can reduce the number of nodes used for data transmission, thereby improving the speed of data interaction between the accelerator and the target data storage area, and avoiding the channel congestion caused by using the data channel in the processor circuit.

(45) In some other application scenarios, the time duration for the accelerator **221** to access the target data storage area through the target first bridge point and the target second bridge point is shorter than a time duration for the accelerator **221** to access the target data storage area through another first bridge point and another second bridge point.

(46) In a case of no data congestion, the first bridge point and the second bridge point in the shortest path between the accelerator **221** and the target data storage area are usually respectively the same as the first bridge point and the second bridge point in the shortest time duration for the accelerator to access the target data storage area.

(47) In the application scenarios, in a case that a path between the original first bridge point and second bridge point used for data interaction between the accelerator **221** and the target data storage area is congested, the positioning unit may re-determine a target first bridge point and a target second bridge point, so that a new path between the target first bridge point and the target second bridge point is formed to bypasses the congested path for data transmission. Therefore, the data interaction between the accelerator and the target data storage area can be performed normally.

(48) In some implementations, the accelerator circuit **221** includes a second network-on-chip. The second network-on-chip includes multiple second data channels. Each second bridge point is connected to a data channel.

(49) In the implementations, when information interaction is required with a data storage area, the accelerator is connected with a data channel corresponding to a second bridge point for accessing the data storage area through a gate.

(50) Through the data channel of the network-on-chip, the accelerator **221** may conveniently select among multiple second bridge points **223** to perform data interaction with different data storage

areas through different second bridge points.

(51) Further, the accelerator circuit **22** may include multiple accelerators **221**. The multiple accelerators are respectively connected to the second bridge points through the data channels of the on-chip network.

(52) The multiple accelerators **221** here may be accelerators that perform the same type of data processing, or may be accelerators that perform different types of data processing.

(53) Compared with the embodiment shown in FIG. **1**, in the on-chip integrated circuit according to this embodiment, multiple data storage areas and multiple first bridge points are arranged in the processor circuit, and multiple second bridge points are arranged in the accelerator circuit. When the accelerator is to access a data storage area, an optimal transmission path is determined, and information interaction is performed with the data storage area through the optimal data transmission path. This embodiment may be applied to scenarios of multiple data storage areas and/or multiple processors. In addition, the accelerator is connected to the processor circuit through multiple first bridge points, which can avoid channel congestion caused by accessing the processor circuit through a single access point, solving the problem of the quality of service caused by a large occupation of resources of the processor circuit.

(54) Next, reference is made to FIG. **3**, which is a schematic structural diagram of a data processing device according to an embodiment of the present disclosure. As shown in FIG. **3**, a data processing device **30** includes an on-chip integrated circuit **31**. The on-chip integrated circuit **31** includes a processor circuit and an accelerator circuit. The processor circuit includes a processor and a data storage area, and the processor is connected to the data storage area through a first bus arranged in the processor circuit. The accelerator circuit includes an accelerator and a second bus, the accelerator is connected to the second bus, and the second bus is bridged with a first bus corresponding to the data storage area to perform data interaction between the accelerator and the data storage area.

(55) Next, reference is to FIG. **4**, which is a schematic flowchart of a data processing method according to the present disclosure. The method is applied to the on-chip integrated circuit shown in FIG. **1**. As shown in FIG. **4**, the data processing method includes steps **401** to **403**.

(56) In step **401**, in response to receiving a data processing request, an address of data to be processed corresponding to the data processing request is determined and is sent to the accelerator circuit.

(57) The on-chip integrated circuit includes a processor circuit and an accelerator circuit. The processor circuit includes a processor and a data storage area, and the processor is connected to the data storage area through a first bus arranged in the processor circuit. The accelerator circuit includes an accelerator and a second bus, the accelerator is connected with the second bus, and the second bus is bridged with the first bus corresponding to the data storage area to perform data interaction between the accelerator and the data storage area.

(58) In step **402**, the accelerator accesses the data storage area through a second bus in the accelerator circuit to obtain the data to be processed from the data storage area, the second bus is bridged with the data storage area.

(59) In step **403**, the accelerator circuit transmits a calculation result of the accelerator to the data storage area through the second bus in the accelerator circuit.

(60) In some alternative implementations, the processor circuit may include multiple data storage areas. Each data storage area includes a first bridge point. The accelerator circuit includes multiple second bridge points, there is a one-to-one correspondence between the first bridge points and the second bridge points, and the second bridge point is connected with a corresponding first bridge point through a second bus.

(61) Each data storage area may be accessed by at least one processor.

(62) Each data storage area has a storage area identifier.

(63) In the application scenarios, the first bridge point has a first identifier, and the second bridge



point has a second identifier. The first identifier of the first bridge point and the second identifier of the second bridge point connected to the first bridge point may be mapped to the storage area identifier of the data storage area corresponding to the first bridge point.

(64) The accelerator circuit may include a positioning unit, and the positioning unit is configured to determine a target storage area identifier corresponding to the data to be processed according to the address of the data to be processed. In practice, the positioning unit may store a preset hash function. The positioning unit determines the target storage area identifier according to the address of the data to be processed by using a preset hash function, and determines the first target identifier and the second target identifier according to the target storage area identifier, to determine the target data storage area, the target first bridge point, and the target second bridge point. The accelerator may perform data interaction with the target data storage area by using the target first bridge point, the target second bridge point, and the second bus therebetween, to obtain the data to be processed from the target data storage area, or send a data processing result after processing the data to be processed to the target data storage area for storage.

(65) The above merely describes preferred embodiments of the present disclosure and illustrates the technical principles employed. Those skilled in the art should understand that the scope of the present disclosure is not limited to the technical solutions formed by the specific combinations of the above-mentioned technical features, and should also cover, without departing from the disclosed concept, the technical solutions formed by any combinations of the above technical features and their equivalent features. For example, a technical solution is formed by replacing the above features with the technical features disclosed in the present disclosure (but not limited to) with similar functions.

(66) Additionally, although operations are described in a particular order, this should not be construed as performing the operations in the particular order or in a sequential order. Under certain circumstances, multitasking and parallel processing may be advantageous. Likewise, although several implementation-specific details are included in the above description, these should not be construed as limitations on the scope of the present disclosure. Certain features that are described in the context of separate embodiments may also be implemented in combination in a single embodiment. Conversely, various features that are described in the context of a single embodiment may also be implemented in multiple embodiments separately or in any suitable sub-combination.

(67) Although the subject matters have been described in language specific to structural features and/or method logical acts, it is to be understood that the subject matters defined in the claims are not necessarily limited to the specific features or acts described above. Rather, the specific features and acts described above are merely example forms of implementing the claims.

## Claims

1. An on-chip integrated circuit, comprising: a processor circuit and an accelerator circuit, wherein the processor circuit comprises a processor and a data storage area, and the processor is connected to the data storage area through a first bus arranged in the processor circuit, and the accelerator circuit is configured to perform data interaction between an accelerator and the data storage area, and comprises the accelerator and a second bus, the accelerator is connected to the second bus, and the second bus is bridged with the first bus; wherein the processor circuit comprises a plurality of data storage areas and a plurality of first bridge points, and there is a one-to-one correspondence between the data storage areas and the first bridge points; the accelerator circuit further comprises a plurality of second bridge points, and there is a one-to-one correspondence between the first bridge points and the second bridge points, each of the second bridge points is connected to a corresponding first bridge point through the second bus.
2. The on-chip integrated circuit according to claim 1, wherein the processor circuit further comprises a plurality of processors, the plurality of data storage areas are connected through data

channels provided by a first network-on-chip, and the first network-on-chip comprises the first bus.

3. The on-chip integrated circuit according to claim 1, wherein the data storage area has a storage area identifier, and the processor is configured to determine a target storage area identifier by using a first preset hash function, and perform data interaction with a target data storage area corresponding to the target storage area identifier through a data channel provided by a network-on-chip.

4. The on-chip integrated circuit according to claim 3, wherein the accelerator circuit further comprises a positioning unit, the positioning unit is configured to determine the target storage area identifier according to an address of data to be processed, and determine a target first bridge point and a target second bridge point according to the target storage area identifier; and the accelerator is configured to perform data interaction with the target storage area corresponding to the target storage area identifier through the target second bridge point, the target first bridge point and a second bus between the target second bridge point and the target first bridge point.

5. The on-chip integrated circuit according to claim 4, wherein a length of a target path for the accelerator to access the target data storage area through the target first bridge point and the target second bridge point is smaller than a length of a path for the accelerator to access the target data storage area through another first bridge point and another second bridge point.

6. The on-chip integrated circuit according to claim 4, wherein a time duration for the accelerator to access the target data storage area through the target first bridge point and the target second bridge point is shorter than a time duration for the accelerator to access the target data storage area through another first bridge point and another second bridge point.

7. The on-chip integrated circuit according to claim 4, wherein the accelerator circuit further comprises a second network-on-chip, the second network-on-chip comprises a plurality of second data channels, each of second bridge points is connected to one of the second data channels, and the second data channels are connected to the accelerator through a gate.

8. The on-chip integrated circuit according to claim 7, wherein the accelerator circuit comprises a plurality of accelerators, and each of the accelerators is connected to one of the second bridge points through a corresponding one of the second data channels of the second network-on-chip.

9. The on-chip integrated circuit according to claim 1, wherein the second bus comprises one of the following topologies: a ring topology, a mesh topology, and a star topology.

10. The on-chip integrated circuit according to claim 1, wherein the second bus comprises: a cache coherent bus or a non-cache coherent bus.

11. A data processing device, comprising an on-chip integrated circuit, wherein the on-chip integrated circuit comprises: a processor circuit and an accelerator circuit, and wherein the processor circuit comprises a processor and a data storage area, and the processor is connected to the data storage area through a first bus arranged in the processor circuit, and the accelerator circuit is configured to perform data interaction between an accelerator and the data storage area, and comprises the accelerator and a second bus, the accelerator is connected to the second bus, the second bus is bridged with the first bus; wherein the processor circuit comprises a plurality of data storage areas and a plurality of first bridge points, and there is a one-to-one correspondence between the data storage areas and the first bridge points; the accelerator circuit further comprises a plurality of second bridge points, and there is a one-to-one correspondence between the first bridge points and the second bridge points, each of the second bridge points is connected to a corresponding first bridge point through the second bus.

12. The data processing device according to claim 11, wherein the processor circuit further comprises a plurality of processors, the plurality of data storage areas are connected through data channels provided by a first network-on-chip, and the first network-on-chip comprises the first bus.

13. The data processing device according to claim 11, wherein the data storage area has a storage area identifier, and the processor is configured to determine a target storage area identifier by using a first preset hash function, and perform data interaction with a target data storage area

corresponding to the target storage area identifier through a data channel provided by a network-on-chip.

14. The data processing device according to claim 13, wherein the accelerator circuit further comprises a positioning unit, the positioning unit is configured to determine the target storage area identifier according to an address of data to be processed, and determine a target first bridge point and a target second bridge point according to the target storage area identifier; and the accelerator is configured to perform data interaction with the target storage area corresponding to the target storage area identifier through the target second bridge point, the target first bridge point and a second bus between the target second bridge point and the target first bridge point.

15. The data processing device according to claim 14, wherein a length of a target path for the accelerator to access the target data storage area through the target first bridge point and the target second bridge point is smaller than a length of a path for the accelerator to access the target data storage area through another first bridge point and another second bridge point.

16. The data processing device according to claim 14, wherein a time duration for the accelerator to access the target data storage area through the target first bridge point and the target second bridge point is shorter than a time duration for the accelerator to access the target data storage area through another first bridge point and another second bridge point.

17. The data processing device according to claim 14, wherein the accelerator circuit further comprises a second network-on-chip, the second network-on-chip comprises a plurality of second data channels, each of second bridge points is connected to one of the second data channels, and the second data channels are connected to the accelerator through a gate.

18. A data processing method, applied to an on-chip integrated circuit, wherein the on-chip integrated circuit comprises: a processor circuit and an accelerator circuit, and wherein the processor circuit comprises a processor and a data storage area, and the processor is connected to the data storage area through a first bus arranged in the processor circuit, and the accelerator circuit comprises an accelerator and a second bus, the accelerator is connected to the second bus, the second bus is bridged with the first bus, wherein the processor circuit comprises a plurality of data storage areas and a plurality of first bridge points, and there is a one-to-one correspondence between the data storage areas and the first bridge points, the accelerator circuit further comprises a plurality of second bridge points, and there is a one-to-one correspondence between the first bridge points and the second bridge points, each of the second bridge points is connected to a corresponding first bridge point through the second bus, wherein the data processing method comprises: determining, in response to receiving a data processing request, an address of data to be processed corresponding to the data processing request; sending the address to the accelerator circuit; accessing, by the accelerator through the second bus in the accelerator circuit, the data storage area to obtain the data to be processed from the data storage area; and transmitting, by the accelerator circuit, a calculation result of the accelerator to the data storage area through the second bus in the accelerator circuit.

---