

US Patent & Trademark Office

Patent Public Search | Text View

United States Patent	12413223
Kind Code	B2
Date of Patent	September 09, 2025
Inventor(s)	Wu; Wei

Inverse voltage-to-current conversion circuit

Abstract

An inverse voltage-to-current conversion circuit for providing a current that is inversely related to an input voltage is disclosed. A first input terminal and a second input terminal receives the input voltage between the first and the second input terminals. A voltage-to-time converter circuit provides a time indicator pulse signal with a pulse width related to inverse magnitude of the input voltage. A time-to-voltage converter circuit provides a voltage indicator signal having a magnitude based on the pulse width of the time indicator pulse signal. A voltage-to-current converter circuit provides a current indicator signal having a magnitude proportional to the voltage indicator signal—the current indicator signal being inversely related to the magnitude of the input voltage.

Inventors:	Wu; Wei (Fremont, CA)
Applicant:	Diodes Incorporated (Plano, TX)
Family ID:	65038997
Assignee:	DIODES INCORPORATED (Plano, TX)
Appl. No.:	17/543880
Filed:	December 07, 2021

Prior Publication Data

Document Identifier	Publication Date
US 20220094349 A1	Mar. 24, 2022

Related U.S. Application Data

division parent-doc US 16046991 20180726 US 11228306 child-doc US 17543880

Publication Classification

Int. Cl.: H03K17/082 (20060101); G01R19/255 (20060101); H03K3/037 (20060101);
H03K5/24 (20060101); H03K5/26 (20060101)

U.S. Cl.:

CPC H03K17/0822 (20130101); H03K3/037 (20130101); H03K5/24 (20130101); H03K5/26 (20130101); G01R19/255 (20130101); H03K2217/0054 (20130101)

Field of Classification Search

CPC: H03K (17/0822); H03K (3/037); H03K (5/24); H03K (5/26); H03K (2217/0054); H03K (17/122); H03K (17/08122); H03K (17/102); H03K (5/19); G01R (19/255); Y02B (70/10); H02M (1/32); H02M (3/156); H02M (3/1588); H02M (1/0009)

References Cited

U.S. PATENT DOCUMENTS

Patent No.	Issued Date	Patentee Name	U.S. Cl.	CPC
4749961	12/1987	Kato	331/25	H03L 7/099
5773945	12/1997	Kim et al.	N/A	N/A
7149098	12/2005	Chen	N/A	N/A
2002/0012216	12/2001	Ohshima	N/A	N/A
2004/0070910	12/2003	Gergintschew	N/A	N/A
2004/0207967	12/2003	Oshima	N/A	N/A
2006/0023383	12/2005	Thiery et al.	N/A	N/A
2006/0158817	12/2005	Oshima	N/A	N/A
2006/0187604	12/2005	Oshima	N/A	N/A
2012/0106013	12/2011	Yang et al.	N/A	N/A
2013/0163136	12/2012	Chang et al.	N/A	N/A
2014/0043867	12/2013	Sugawara et al.	N/A	N/A
2014/0103895	12/2013	Xu	323/282	H02M 3/156
2015/0214841	12/2014	Ramorini	323/271	H02M 3/158
2015/0323573	12/2014	Voelzke	N/A	N/A
2015/0326000	12/2014	Kanzaki et al.	N/A	N/A
2016/0062385	12/2015	Koerner	323/313	G05F 3/26
2016/0336847	12/2015	Kim et al.	N/A	N/A
2018/0088615	12/2017	Mori et al.	N/A	N/A

FOREIGN PATENT DOCUMENTS

Patent No.	Application Date	Country	CPC
104049670	12/2016	CN	G05F 1/573
127778	12/2011	RO	N/A

Primary Examiner: Donovan; Lincoln D

Assistant Examiner: Yeaman; James G

Attorney, Agent or Firm: Kilpatrick Townsend & Stockton LLP

Background/Summary

CROSS REFERENCES TO RELATED APPLICATIONS (1) This application is a Divisional of and claims priority to U.S. patent application Ser. No. 16/046,991, filed on Jul. 26, 2018, which claims to U.S. Provisional Patent Application No. 62/537,954, filed on Jul. 27, 2017 and entitled "POWER SWITCH OVER-POWER PROTECTION" the disclosure of which is hereby incorporated by reference in its entirety for all purposes.

BACKGROUND

(1) Embodiments of the invention are directed to integrated circuits. More particularly, the embodiments provide a system and method for over-current protection and over-power protection of a protected device.

(2) In electronic circuits, over-current protection circuits are widely used. In an over-current protection circuit, a power device, e.g., a power MOSFET (Metal-Oxide-Semiconductor field effect transistor), is often used in a protection circuit to protect a load device against over-current conditions. The over-current protection circuit monitors the current flowing through the power device, and compares the measured current with a pre-set maximum allowable current to determine an over-current condition. In normal operations, the on-resistance $R_{\text{sub.ON}}$ of the power switch is kept low to allow current flow to the load device. When an over-current condition is detected, the protection circuit increases the on-resistance to reduce the voltage and current delivered to the load device.

(3) The inventor has recognized a drawback with conventional over-current protection circuits. In an over-current event, the electrical power being consumed by the power device in the over current protection circuit can rise above the power limit. The situation is much worse in high voltage applications because in the same over current ratio (required output load current vs limited output load current), voltage at a high voltage (e.g., 20 V) can be several times as large than at a low voltage (e.g., 5 V). The power consumed on power switch can be several times larger as well, causing the power MOSFET more likely to operate beyond the specified condition in the SOA (Safer Operating Area). A Power MOSFET operating beyond its power limit can degrade its performance, reduce its life time, and can even be damaged. Therefore, conventional over-current protection circuits are not satisfactory in protection against over-power conditions.

BRIEF SUMMARY

(4) Conventional over-current protection circuit usually has a pre-set current limit for the device being protected. However, there is often no provision to protect against over-power conditions. The pre-set current limit is often determined for safe device operation under normal operating voltages. As described above, when an over-current event happens, the on-resistance R_{on} of the power MOSFET is increased by the protection circuit in order to limit the current, and reduce the output voltage across a load. However, the voltage across the power MOSFET is raised because of the higher R_{on} . In another example, if the load device has been operating with a current below an over-current condition, and the load resistance drops, the voltage of the power MOSFET is increased. As a result, the power consumption can increase beyond what is expected from a device under normal operation. Power consumed on the power MOSFET is the product of current through it and voltage cross it. The heavier the over current, the larger the voltage, then the higher the power consumption.

(5) Embodiments of this invention teach an over-power protection circuit and method, in which the voltage across a power device, e.g., an MOSFET, is monitored, and a maximum current limit $I_{\text{sub.CAL}}$ is determined based on a pre-defined power limit threshold $P_{\text{sub.LMT}}$. The maximum current limit $I_{\text{sub.CAL}}$ can be calculated by the power limit threshold $P_{\text{sub.LMT}}$ divided by the voltage across the power MOSFET. The power limit threshold $P_{\text{sub.LMT}}$ can be determined based

on the SOA requirement. The maximum current limit $I_{sub.CAL}$ can vary with the voltage across the MOSFET. Therefore, a constant worst case current limit may be overly restrictive. The over-power protection device continuously monitors the voltage across the MOSFET, and dynamically determines a suitable maximum current limit $I_{sub.CAL}$ based on the monitored voltage across the device being protected to prevent over-power conditions.

(6) An over-power protection circuit includes an over-current protection circuit that is configured to sense a current flowing through the device, compare the sensed current with a pre-set current limit, and prevent the current through the device from exceeding the current limit. The over-power protection circuit also includes a current limit setting circuit that is configured to provide a current limit $I_{sub.LMT}$ to the over-current protection circuit. The current limit can be either a pre-set current limit $I_{sub.SET}$, which can be determined from the device specification, or a current limit $I_{sub.CAL}$, based on the power limit of the device. As described above, the current limit $I_{sub.CAL}$ can be a maximum current allowed to go through power MOSFET that is calculated from a pre-defined power limit threshold $P_{sub.LMT}$ divided by the voltage across the power MOSFET.

(7) According to some embodiments, a protection circuit includes an over-current protection circuit for coupling to a protected device, the protected device having a pre-set maximum current limit and a pre-set maximum power limit. The protection circuit also includes a current limit setting circuit coupled to the over-current protection circuit and the protected device, the current limit setting circuit configured to provide a target current limit signal to the over-current protection circuit for limiting current through the protected device. The target current limit signal is the lower one of the pre-set maximum current limit, and a current indicator signal determined based on the pre-set maximum power limit and a voltages across the protected device.

(8) In an embodiment of the above protection circuit, values for circuit components in the over-current and over-power protection circuit are selected so that the current indicator signal represents a maximum current allowed based on the pre-set maximum power limit for a measured voltage across the protective device.

(9) According to some embodiments, an over-power protection circuit for a MOSFET includes an over-current protection circuit and a current limit setting circuit, and an over-power protection circuit configured to continuously monitor a voltage across the MOSFET being protected to prevent over-power conditions, and to dynamically determine a maximum current limit based on the monitored voltage and a pre-set maximum power limit.

(10) In some embodiments, the over-current protection circuit is configured to sense a current flowing through a protected device; compare the sensed current with a target current limit; and limit the current through the protected device to below the target current limit. The current limit setting circuit is configured to provide the target current limit to the over-current protection circuit, wherein the target current limit is either a pre-set current limit from a device specification, or a second current limit based on a pre-defined power limit.

(11) According to some embodiments of the invention, an inverse voltage-to-current conversion circuit is provided for producing a current that is inversely related to an input voltage. The circuit includes a first input terminal and a second input terminal for receiving the input voltage between the first and the second input terminals. The circuit further includes a voltage-to-time converter circuit for providing a time indicator pulse signal with a pulse width related to inverse magnitude of the input voltage, and a time-to-voltage converter circuit for providing a voltage indicator signal having a magnitude based on the pulse width of the time indicator pulse signal. The circuit also includes a voltage-to-current converter circuit for providing a current indicator signal having a magnitude proportional to the voltage indicator signal, the current indicator signal being inversely related to the magnitude of the input voltage.

(12) According to some embodiments of the invention, a method is provided for producing a current that is inversely proportional to a first voltage. The method includes sensing a first voltage across a first terminal and a second terminal, forming a voltage pulse signal with a pulse width

inversely related to a magnitude of the first voltage, forming a second voltage having a magnitude based on a length of the voltage pulse signal, and forming a current signal having a magnitude proportional to the second voltage. The current signal is configured to have a magnitude inversely related to the first voltage.

Definitions

(13) The terms used in this disclosure generally have their ordinary meanings in the art within the context of the invention. Certain terms are discussed below to provide additional guidance to the practitioners regarding the description of the invention. It will be appreciated that the same thing may be said in more than one way. Consequently, alternative language and synonyms may be used.

(14) A power switch as used herein refers to a semiconductor switch, for example, a transistor, that is designed to handle high power levels.

(15) A power MOSFET is a specific type of metal oxide semiconductor field-effect transistor (MOSFET) designed to handle significant power levels. An example of a power MOSFET for switching operations is called double-diffused MOS or simply DMOS.

(16) A regulator or voltage regulator is a device for automatically maintaining a constant voltage level.

(17) A constant-current regulator is a regulator that provides a constant output current. A constant current or constant voltage is understood to be a current or voltage that maintains a constant value with a range of deviation depending on design and manufacturing process variations or within a limitation according to a specification, for example, within $\pm 10\%$, $\pm 5\%$, or $\pm 1\%$.

(18) An operational amplifier (op-amp or opamp) refers to a DC-coupled high-gain electronic voltage amplifier with a differential input and, usually, a single-ended output. An operational amplifier can be characterized by a high input impedance and a low output impedance, and can be used to perform mathematical operations in analog circuits.

(19) A voltage reference or a reference voltage source is an electronic device that ideally produces a fixed (constant) voltage irrespective of the loading on the device, power supply variations, temperature changes, and the passage of time.

(20) A reference voltage is a voltage value that is used as a target for a comparison operation.

(21) A current reference or a reference current source is an electronic device that ideally produces a fixed (constant) current irrespective of the loading on the device, power supply variations, temperature changes, and the passage of time.

(22) A reference current is a current value that is used as a target for a comparison operation.

(23) A sensed signal is a voltage or current signal determined by a sensing circuit.

(24) When the term “the same” is used to describe two quantities, it means that the values of two quantities are determined the same within measurement limitations.

Description

BRIEF DESCRIPTION OF THE DRAWINGS

(1) FIG. 1 is a simplified schematic diagram illustrating an over-power protection circuit for protecting a power device that embodies certain aspects of this invention;

(2) FIG. 2 is a simplified schematic diagram illustrating an over-current protection circuit that embodies certain aspects of this invention;

(3) FIG. 3 is a simplified schematic diagram illustrating a voltage-to-current converter circuit for providing an output current $I_{\text{sub.CAL}}$ that is inversely related to an input voltage that embodies certain aspects of this invention;

(4) FIG. 4 is a simplified schematic diagram illustrating a voltage-to-time converter circuit for providing a voltage pulse signal with a pulse width inversely related to a magnitude of an input voltage that embodies certain aspects of this invention;

- (5) FIG. 5 is a simplified schematic diagram for a time-to-voltage converter circuit that embodies certain aspects of this invention;
- (6) FIG. 6 is a waveform diagram illustrating the waveforms of $T_{sub.CAL}$, $\Phi_{sub.1}$, and $\Phi_{sub.2}$ described above in connection to FIG. 5 that embodies certain aspects of this invention;
- (7) FIG. 7 is a simplified schematic diagram illustrating a voltage-to-current converter circuit that embodies certain aspects of this invention; and
- (8) FIG. 8 is a simplified schematic diagram of a current selector circuit that embodies certain aspects of this invention.

DETAILED DESCRIPTION

(9) Electronics devices, such as power MOSFETs, are usually designed to operate within its Safe Operation Area (SOA), which defines, among other things, how long a power MOSFETs can operate with a certain current flowing through it under a certain voltage. In embodiments of the invention, circuits and methods are provided using an over-current protection circuit to also provide over-power protection, i.e., to limit the power consumed in the power MOSFET to within the pre-set maximum power limit to protect the power MOSFET from performance degradation, short life time, and damages.

(10) In some embodiments, the voltage across a power switch is monitored, and a safe current limit is determined from a power limit. The power limit can be determined, for example, from the Safe Operation Area (SOA) of the device. Given a power limit, the higher the voltage across the device, the lower the allowable current.

(11) FIG. 1 is a simplified schematic diagram illustrating an over-power protection circuit for protecting a power device that embodies certain aspects of this invention. A power device is often used as a switch between a power supply and a load device for controlling the power provided to the load device. For example, in FIG. 1, a power device **20** can have a first terminal **IO1** for coupling to a power supply and a second terminal **IO2** for coupling to a load device. The power device **20** can include a single power transistor or a combination of power transistors. The power device can be a bipolar transistor or an MOSFET. In the example of FIG. 1, power device **20** represents an MOS power device being protected by an over-power protection circuit **100**. In this particular example, power device **110** includes the combination of two power MOSFETs **111** and **112**, each having a drain (D), source (S), and gate (G) terminals. It is understood that the circuits and methods described here are applicable to any device that needs to be protected against over-power conditions. In the description below, the device being protected, such as power device **20**, is also referred to as the protected device.

(12) As shown in in FIG. 1, the over-power protection circuit **100** includes an over-current protection circuit **110** that is configured to sense a current flowing through the power device **20**, compare the sensed current with a current limit, and prevent the current flowing through the power device from exceeding the current limit. The over-power protection circuit also includes a current limit setting circuit **120** that is configured to provide a current limit $I_{sub.LMT}$ to the over-current protection circuit **110**. The current limit can be either a pre-set current limit $I_{sub.SET}$, which can be determined from the device specification, or a current limit $I_{sub.CAL}$ based on the power limit of the power device and a measured current flowing through the power device. As described above, the current limit $I_{sub.CAL}$ can be a maximum current allowed to flow through power device, which can be determined from a pre-set maximum power limit threshold $P_{sub.LMT}$ divided by the voltage crossing the power MOSFET. For example, the power limit threshold $P_{sub.LMT}$ can be determined based on its SOA requirement.

(13) As shown in FIG. 1, the current limit setting circuit **120** can include an inverse voltage-to-current converter **122** and a current limit selector circuit **124**. The inverse voltage-to-current conversion circuit **122** is configured for sensing a voltage across two terminals of the protected device, e.g., power device **20**, and provide a current that is inversely related to the voltage across the two terminals of the protected device. As described above, given a power limit $P_{sub.LMT}$, the

maximum current allowed in the device is inversely proportional to the voltage across the device. The output current of the inverse voltage-to-current conversion circuit $I_{sub.CAL}$ is the maximum allowed current based on the sensed voltage. The current limit setting circuit **120** also includes a current selector circuit **124** for selecting a current limit $I_{sub.LMT}$ from either the $I_{sub.CAL}$ described above or a current $I_{sub.SET}$, which is a pre-set current limit for the over-current protection circuit, which may be based on the current carrying capability of the device, and may not include considerations for over-power protection.

(14) In embodiments of the invention, values for circuit components in the over-current and over-power protection circuit are selected so that the current indicator signal represents a maximum current allowed based on the pre-set maximum power limit for a measured voltage across the protective device. More details are described below.

(15) FIG. 2 is a simplified schematic diagram illustrating an over-current protection circuit that embodies certain aspects of this invention. Over-current protection circuit **200** in FIG. 2 is an example of circuits which can be used as the over-current protection circuit **110** in FIG. 1. The over-current protection circuit **200** includes a current control circuit **210** and a device driver circuit **220**. It can be seen that over-current protection circuit **200** has two output terminals **201** and **202** coupled to the gates of the MOSFETs and a third output terminal **203** coupled to the source terminals of the power MOSFET for driving the MOSFETs. The over-current protection circuit **200** also has a first input terminal **211** for current sensing and a second input terminal **212** for receiving a target current limit signal $I_{sub.LMT}$.

(16) The current control circuit **210** generates a current control signal in response to comparing a sensed current signal in the protected device with the target current limit signal. In FIG. 2 current control circuit **210** compares the current sensed the current I_{sense} in the power MOSFET with the current limit $I_{sub.LMT}$ from the inputs and generates current control signal **214**, which is used to modify the gate drive voltage according to the comparison result to change the bias of the MOSFET and the current and voltage of the power MOSFET in order to limit the current and power in a load device.

(17) The current control circuit **210** includes a current sense circuit **214** to sense current through power MOSFET by monitor voltage cross the output power MOSFET near the **IO2** terminal. Since the $R_{ds(on)}$ of a power MOSFET is pre-defined and designed, the voltage across the output power MOSFET V_{ds} is equal to $I \times R_{on}$, the sensed current I_{sense} can be converted from V_{ds} by a voltage to current converter.

(18) A conventional current sense circuit can also be used. As an example, a small sampling MOSFET much smaller than the power MOSFET, for example, by a ratio of 1000:1, can be biased with the same drain, source, and gate voltages as the power MOSFET and provides a sensed current that represents the current through the power MOSFET.

(19) In FIG. 2, current control circuit **210** includes a comparator circuit **218** with input signals I_{sense} and $I_{sub.LMT}$. I_{sense} is a sensed current signal that represents a current flowing through the power MOSFETs, and $I_{sub.LMT}$ is a target current limit signal that triggers a current protection action. The output of the current control circuit **210** is fed to device driver circuit **220** to reduce the current in the power MOSFET. In some embodiments, comparator circuit **215** can include a current comparator that receives two input current signals I_{sense} and $I_{sub.LMT}$ and produces a current control signal **214**, which can be a voltage signal having a low value and a high value for driving the gate of the MOSFET. For example, the high voltage value can be a power supply voltage V_{DD} , and a low voltage value can be a preset safe gate voltage to allow a safe current in the MOSFET.

(20) The device driver circuit **220** can include a charge-pump driver having two separate charge-pumps. The charge pump driver can include multiple capacitors and switches. The charge pump for input power MOSFET (connected to terminal **IO1**) is for current limit control, so the V_{gs} can be reduced and regulated when an over-current event occurs. The charge pump for output power

MOSFET (connected to terminal IO2) is directly connected to a power supply VDD, so that this MOSFET is fully turned on.

(21) Charge pump gate driver illustrates the gate drive circuit for the power MOSFET close to the input terminal. When the sensed power MOSFET current I_{sense} reaches the current limit, the gate driver circuit switches the gate drive voltage to a preset safe gate voltage.

(22) As shown in FIG. 2, in the first time interval, timing signal $\Phi 1$ closes two switches to charge the capacitor to a voltage, for example, VDD at 5V, when there is no over-current or over-power condition. When the over-current or over-power condition is met, signal $\Phi 2$ closes corresponding switches changing the $V_{sub,DS}$ to the voltage of the capacitor, which ensures a safe current through the MOSFET.

(23) FIG. 3 is a simplified schematic diagram illustrating a voltage-to-current converter circuit for providing an output current $I_{sub,CAL}$, that is inversely related to an input voltage that embodies certain aspects of this invention. The voltage-to-current converter circuit 300 in FIG. 3 can be used as the inverse voltage-to-current converter circuit 122 of FIG. 1. As shown in FIG. 3, inverse voltage-to-current converter circuit 300 includes a first terminal 301 and a second terminal 302 for receiving a first input voltage signal and a second input voltage signal from the protected device, e.g., a power MOSFET. Thus, the difference between the first input voltage signal and the second input voltage signal represent a voltage across the first and second terminals. Inverse voltage-to-current converter circuit 300 also include a voltage-to-time converter circuit 310 for providing a time indicator pulse signal $T_{sub,CAL}$ with a pulse width inversely related to a difference between the first and second input voltage signals, a time-to-voltage converter circuit 320 for providing a voltage indicator signal $V_{sub,CAL}$ having a magnitude based on the pulse width of the time indicator pulse signal, a voltage-to-current converter circuit 330 for providing a current indicator signal $I_{sub,CAL}$, having a magnitude proportional to the voltage indicator signal. The current indicator signal $I_{sub,CAL}$ is configured to have a magnitude inversely related to the difference between the first and the second input voltage signals. The current indicator signal $I_{sub,CAL}$ represents a maximum allowed current based on the pre-set maximum power limit for a voltage across the protective device.

(24) In some embodiments, values for circuit components in the inverse voltage-to-current converter circuit are selected so that the current indicator signal represents the maximum current allowed based on the pre-set maximum power limit for a given voltage across the protective device. As an example, the selection is according to the formula:

$$(25) P_{LMT} = I \quad V = K_C \frac{R_1 C_1}{R_2 C_2} V_{REF} I_{REF}$$

where: ΔV is the voltage across the protected device; K_C is a current sensing ratio; R_1 , $C_{sub,1}$, and V_{REF} are a resistor, a capacitor, and a voltage reference, respectively, in the voltage-to-time converter circuit; $C_{sub,2}$ and I_{REF} are a capacitor and a current reference, respectively, in the time-to-voltage converter circuit; and R_2 is a resistor in the voltage-to-current converter circuit.

(26) FIG. 4 is a simplified schematic diagram illustrating a voltage-to-time converter circuit for providing a voltage pulse signal with a pulse width inversely related to a magnitude of an input voltage that embodies certain aspects of this invention. The voltage-to-time converter circuit 400 in FIG. 4 is an example of circuit that can be used as the voltage-to-time conversion circuit 310 of FIG. 3. As shown in FIG. 4, the voltage-to-time conversion circuit 400 has two input terminals for coupling to two terminals of a device for monitoring the voltage across the two terminals. In FIG. 4, a first terminal marked I01 (Input) is coupled to an input terminal of the device being monitored, and a second terminal marked I02 (Output) is coupled to an output terminal of the device being monitored. These terminals correspond to the I01 and I02 terminals of the power MOSFET of FIG. 1. A first resistor R_1 is connected to terminal I01 to sense a first current $I_{sub,P}$ determined by the voltage at terminal I01. Similarly, a second resistor, also having a magnitude R_1 , is connected to terminal I02 to sense a second current $I_{sub,N}$ determined by the voltage at terminal I02. Current mirror circuits 411 and 412 are used to produce currents $I_{sub,P}$ and $I_{sub,N}$ coupled at an internal

node **415**. A current I_c , which is equal to the difference currents $I_{sub.P}$ and $I_{sub.N}$ at node **415**, is used to charge a first capacitor $C_{sub.1}$ through a first switch **SW1**. A timer circuit **421** resets and restarts the monitoring cycle periodically, e.g., each period can be 32 μ sec, or other suitable time intervals. Before the start of each cycle, capacitor $C_{sub.1}$ is discharged through a second switch **SW2**. At the start of each period, the output signal $T_{sub.CAL}$ is set to high, and capacitor $C_{sub.1}$ starts to be charged by the current I_c from node **415**, which is the difference between the currents between $I_{sub.P}$ and $I_{sub.N}$. As the voltage V_1 on $C_{sub.1}$ reaches a reference voltage V_{REF} , comparator **CMP 422** triggers the D-latch **424** to lower the output signal $T_{sub.CAL}$. The larger the current $I_c = (I_p - I_{sub.N})$, the quicker capacitor $C_{sub.1}$ charges up; conversely, the smaller the current $I_c = (I_p - I_{sub.N})$, the slower capacitor $C_{sub.1}$ charges up. Therefore, the length, or pulse width, of output pulse signal $T_{sub.CAL}$ is inversely related to the magnitude of current $I_c = (I_p - I_{sub.N})$. As described, the voltage-to-time conversion circuit **400** of FIG. 4 converts voltage across a power MOSFET to a pulse signal $T_{sub.CAL}$, which is a time indicator pulse signal with a pulse width related to a charging time of the first capacitor. Further, the maximum pulse width of $T_{sub.CAL}$ is determined by the period of the timer circuit, which can be a selectable parameter of the circuit. In FIG. 4, a second switch **SW2** is used to discharge capacitor $C_{sub.1}$ in response to the $T_{sub.CAL}$ signal in every cycle.

(27) FIG. 5 is a simplified schematic diagram for a time-to-voltage converter circuit that embodies certain aspects of this invention. As shown in FIG. 5, a time-to-voltage converter circuit **500** is configured for providing an output voltage having a magnitude based on a length of an input voltage pulse signal. Time-to-voltage converter circuit **500** is an example of time-to-voltage converter circuit that can be used as the time-to-voltage converter circuit **320** in FIG. 3. In FIG. 5, the time-to-voltage converter circuit **500** includes a reference current source for generating a reference current signal $I_{sub.REF}$, a first capacitor $C_{sub.1}$, and a second capacitor $C_{sub.2}$. The first capacitor $C_{sub.1}$ is coupled to the reference current source **501** through a first switch **511** controlled by the time indicator pulse signal $T_{sub.CAL}$, which is provided by the voltage-to-time converter **400** in FIG. 4. The time-to-voltage converter circuit **500** is configured to charge the capacitor $C_{sub.1}$ by the reference current source **501** during an on-time of the time indicator pulse signal $T_{sub.CAL}$, and to produce a voltage **520** on the capacitor $C_{sub.1}$ as the voltage indicator signal $V_{sub.CAL}$.

(28) The time-to-voltage converter circuit **500** also has a second switch **513** is controlled by a control signal $\Phi_{sub.1}$, for controlling the transfer of charges from capacitor $C_{sub.1}$ to a second capacitor $C_{sub.3}$ for holding the voltage at node **520** to provide the voltage indicator signal $V_{sub.CAL}$. A third switch **515** is controlled by a second control signal $\Phi_{sub.2}$. For controlling the discharge of capacitor $C_{sub.2}$ in every cycle. The time-to-voltage conversion circuit is configured to provide an output signal $V_{sub.CAL}$, whose magnitude is based on the length of input voltage pulse signal $T_{sub.CAL}$. The operation of the time-to-voltage conversion circuit in FIG. 3 is described below with reference to FIG. 6.

(29) FIG. 6 is a waveform diagram illustrating the waveforms of $T_{sub.CAL}$, $\Phi_{sub.1}$, and $\Phi_{sub.2}$ described above in connection to FIG. 5 that embodies certain aspects of this invention. It can be seen in FIG. 5 that when $T_{sub.CAL}$ is on and $\Phi_{sub.1}$ and $\Phi_{sub.2}$ are off, capacitor $C_{sub.2}$ is charged for a time duration $T_{sub.CAL}$. Next, $T_{sub.CAL}$ is low, $\Phi_{sub.1}$ is turned on, and $C_{sub.3}$ is charged by the voltage on $C_{sub.2}$. In this circuit, $C_{sub.2} \gg C_{sub.3}$. Because the capacitance of $C_{sub.3}$ is much smaller than $C_{sub.2}$, the voltage on $C_{sub.2}$ essentially transfers to $C_{sub.3}$ with negligible voltage. Then, $\Phi_{sub.2}$ turns on to discharge $C_{sub.2}$. The output $V_{sub.CAL}$ at capacitor $C_{sub.3}$ can be expressed as follows.

$$(30) V_{CAL} = \frac{I_{REF}}{C_2} T_{CAL}$$

In this circuit, $C_{sub.3} \ll C_{sub.2}$. For example, the capacitance of $C_{sub.2}$ can be 10 times the capacitance of $C_{sub.3}$. In a specific example, $C_{sub.2}$ may have a capacitance of 10 pF, and $C_{sub.3}$ may have a capacitance of 1 pF. The output voltage $V_{sub.CAL}$ can be held by a small

capacitor C.sub.3 for processing in the next stage.

(31) FIG. 7 is a simplified schematic diagram illustrating a voltage-to-current converter circuit that embodies certain aspects of this invention. The voltage-to-current converter circuit **700** is an example of voltage-to-current converter circuit that can be used as the voltage-to-current converter circuit **330** of FIG. 3. In this example, the voltage-to-current converter circuit **700** a current regulator includes a current regulator for providing a current signal I.sub.CAL, having a magnitude proportional to the an input voltage V.sub.CAL, which can be an output from the time-to-voltage converter circuit of FIG. 5. The current signal I.sub.CAL, has a magnitude inversely related to the input voltage of the inverse voltage-to-current converter circuit **122** illustrated in FIG. 1 and the inverse voltage-to-current converter circuit **300** illustrated in FIG. 3.

(32) In FIG. 7, V.sub.CAL, is an input to an operational amplifier **710** at the + input. The current I.sub.CAL, is provided by a current mirror **720** and coupled to a resistor R2. Current mirror **720** is coupled to the output of the operational amplifier **710** in a feedback loop. The current I.sub.CAL, is determined such that the voltage at the—input of the operation amplifier **710** is equal to V.sub.CAL. Therefore,

$$(33) I_{CAL} = \frac{V_{CAL}}{R_2}$$

I.sub.CAL, is provided at the output by a current mirror circuit **720**. Thus, the voltage-to-current converter circuit **700** produces an output current I.sub.CAL, proportional to the voltage indicator signal V.sub.CAL.

(34) FIG. 8 is a simplified schematic diagram of a current selector circuit that embodies certain aspects of this invention. The current selector circuit **800** is an example of current limit selector circuit that can be used as the current limit setting circuit **124** of FIG. 1. As shown in FIG. 8, the current selector circuit includes a current comparator circuit ICMP (**810**) and a multiplexor circuit IMUX (**820**). The current comparator **810** is used to compare I.sub.CAL, to I.sub.SET, the current limit I.sub.SET can be provided to the circuit either internally or externally on system board. The current multiplexer **820** to choose the smaller one between I.sub.CAL to I.sub.SET. To be the target current limit signal I.sub.LMT. The functions of the current selector circuit can be described with the following expressions.

$$(35) \text{ If } I_{CAL} < I_{SET}, \text{ set } I_{LMT} = I_{CAL}; \text{ If } I_{CAL} \geq I_{SET}, \text{ set } I_{LMT} = I_{SET};$$

In other words, the lower of the two input signals I.sub.CAL and I.sub.SET is used as the current limit provided to the over-current protection circuit.

(36) Referring to FIG. 1, in the protection circuit **100**, the smaller one between I.sub.CAL to I.sub.SET is sent to the over-current protection circuit **110** to control the gate of power MOSFET in order to limit current through power MOSFET **20** at a current limit I.sub.LMT.

(37) Given a power limit, the values of the components in the over-power protection circuit can be determined to provide a target current limit signal to the over-current protection circuit **110** to control the gate of power MOSFET in order to limit the power to not exceed the power limit. From the equations described above.

$$(38) T_{CAL} = R_1 C_1 \frac{V_{REF}}{V} V_{CAL} = \frac{I_{REF}}{C_2} T_{CAL} I_{CAL} = \frac{V_{CAL}}{R_2}$$

where ΔV is the voltage across the protected device.

(39) We can have

$$(40) I_{CAL} = (R_1 C_1 V_{REF} I_{REF}) / V$$

Let the sensing current ratio be defined as K.sub.C,

$$(41) K_C = \frac{I}{I_{SENSE}}$$

in which I is the current flowing through the power MOSFET.

(42) When the over-current protection (OCP) condition occurs with the current limit set by I.sub.CAL, we have the following relationship:

$$(43) P_{LMT} = I_{CAL} V = K_C \frac{R_1 C_1}{R_2 C_2} V_{REF} I_{REF}$$

where ΔV is the voltage across the protected device.

(44) With a given $P_{sub.LMT}$, the appropriate values of the parameters can be selected. With these parameters, $I_{sub.CAL}$ can be generated reversely proportional to ΔV . For example, depending on the embodiments, K_c can be between $10^{sup.4}$ to $10^{sup.6}$, R_1 and R_2 can be 20 K Ω to 800 K Ω , $C_{sub.1}$ and $C_{sub.2}$ can be 1 pF to 10 pf, $V_{sub.REF}$ can be 1 V to 5V, and $I_{sub.REF}$ can be 1 μ A to 5 μ A, etc.

(45) In these embodiments, $I_{sub.CAL}$ can be made to be less dependent to variations in process conditions, supply voltage, and operating temperature. For example, $R_{sub.1}$, $R_{sub.2}$, $C_{sub.2}$ and $C_{sub.2}$ can be designed to match each other, $V_{sub.REF}$ can be determined from a bandgap voltage circuit, and $I_{sub.REF}$ can be derived from a bandgap voltage crossing a zero- T_c resistor.

Claims

1. An inverse voltage-to-current conversion circuit for providing a current that is inversely related to an input voltage, comprising: a first input terminal and a second input terminal for receiving the input voltage between the first and the second input terminals; a voltage-to-time converter circuit for providing a time indicator pulse signal with a pulse width related to inverse magnitude of the input voltage, wherein the voltage-to-time converter circuit comprises a first capacitor and a latch outputting the time indicator pulse signal with the pulse width, the pulse width being a charging time of the first capacitor, and the time indicator pulse signal switching from logic high to logic low when a voltage across the first capacitor reaches a reference voltage; a time-to-voltage converter circuit for providing a voltage indicator signal having a magnitude based on the pulse width of the time indicator pulse signal; and a voltage-to-current converter circuit for providing a current indicator signal having a magnitude proportional to the voltage indicator signal, the current indicator signal being inversely related to the magnitude of the input voltage.
2. The inverse voltage-to-current conversion circuit of claim 1, wherein the voltage-to-time converter circuit further comprises: a first resistor coupled to the first input terminal for sampling a first current; and a second resistor coupled to the second input terminal for sampling a second current, wherein the first capacitor is configured to be charged by a current related to a difference between the first current and the second current.
3. The inverse voltage-to-current conversion circuit of claim 1, wherein the time indicator pulse signal is in a time domain.
4. The inverse voltage-to-current conversion circuit of claim 1, wherein circuit components are selected so that the current indicator signal represents a maximum current allowed.
5. The inverse voltage-to-current conversion circuit of claim 1, wherein the current indicator signal is based on a pre-set maximum power limit for a voltage across a protective device.
6. The inverse voltage-to-current conversion circuit of claim 1, wherein the time-to-voltage converter circuit comprises: a reference current source configured to generate a reference current signal; and a capacitor coupled to the reference current source through a switch controlled by the time indicator pulse signal; wherein the time-to-voltage converter circuit is configured to charge the capacitor by the reference current source during an on-time of the time indicator pulse signal; and to produce a voltage on the capacitor as the voltage indicator signal.
7. The inverse voltage-to-current conversion circuit of claim 1, wherein the voltage-to-current converter circuit comprises a current regulator including an operational amplifier configured to provide an output current proportional to the voltage indicator signal.
8. A method for producing a current that is inversely proportional to a first voltage, comprising: sensing a first voltage across a first terminal and a second terminal; forming, by a voltage-to-time converter comprising a first capacitor and a latch, a time indicator pulse signal with a pulse width inversely related to a magnitude of the first voltage, wherein forming the time indicator pulse signal comprises: charging the first capacitor; and operating the latch to output the time indicator pulse signal, the pulse width being a charging time of the first capacitor, the time indicator pulse signal

switching from logic high to logic low when a voltage across the first capacitor reaches a reference voltage; forming a second voltage having a magnitude based on a length of the time indicator pulse signal; and forming a current signal having a magnitude proportional to the second voltage.

9. The method of claim 8, wherein the current signal is configured to have a magnitude inversely related to the first voltage.

10. The method of claim 8, wherein the time indicator pulse signal is in a time domain.

11. The method of claim 8, wherein forming the time indicator pulse signal further comprises: sampling a first current at a first resistor coupled to the first terminal; and sampling a second current at a second resistor coupled to the second terminal, wherein the first capacitor is charged by a current related to a difference between the first current and the second current.

12. The method of claim 8, wherein the current signal represents a maximum current allowed.

13. The method of claim 8, wherein the current signal is based on a pre-set maximum power limit for a voltage across a protective device.

14. The method of claim 8, wherein forming the second voltage having a magnitude based on a length of the time indicator pulse signal comprises: generating a reference current source signal using a reference current source; charging a capacitor by the reference current source during an on-time of the time indicator pulse signal; and producing a voltage on the capacitor as the second voltage.

15. The method of claim 14 wherein the capacitor is coupled to the reference current source through a switch controlled by the time indicator pulse signal.
