

US Patent & Trademark Office

Patent Public Search | Text View

United States Patent	12411125
Kind Code	B2
Date of Patent	September 09, 2025
Inventor(s)	Xie; Ping et al.

Nanopore sensing device

Abstract

A nanopore sensing device comprises a planar structure provided with plural fluidic passages extending between the first and second chambers. The planar structure supports nanopores in membranes across respective passages and sensor electrodes are arranged to sense a fluidic electrical potential in respective passages between the nanopores and the second chamber. The passages comprise planar fluidic resistor portions between the sensor electrode and the second chamber, the planar fluidic resistor portions extending in a planar direction of the planar structure and being configured to form a fluidic resistor.

Inventors:	Xie; Ping (Oxford, GB), Millis; Justin (Oxford, GB), Davies; Rhodri (Oxford, GB)
Applicant:	Oxford Nanopore Technologies PLC (Oxford, GB)
Family ID:	77168289
Assignee:	Oxford Nanopore Technologies PLC (Oxford, GB)
Appl. No.:	18/016012
Filed (or PCT Filed):	July 14, 2021
PCT No.:	PCT/GB2021/051806
PCT Pub. No.:	WO2022/013551
PCT Pub. Date:	January 20, 2022

Prior Publication Data

Document Identifier	Publication Date
US 20230349882 A1	Nov. 02, 2023

Related U.S. Application Data

us-provisional-application US 63053122 20200717

Publication Classification

Int. Cl.: **G01N33/487** (20060101)

U.S. Cl.:

CPC **G01N33/48721** (20130101);

Field of Classification Search

USPC: None

References Cited

U.S. PATENT DOCUMENTS

Patent No.	Issued Date	Patentee Name	U.S. Cl.	CPC
3799743	12/1973	Alexander et al.	N/A	N/A
4154795	12/1978	Thorne	N/A	N/A
4874500	12/1988	Madou et al.	N/A	N/A
5234566	12/1992	Osman et al.	N/A	N/A
5290240	12/1993	Horres, Jr.	N/A	N/A
5403451	12/1994	Riviello et al.	N/A	N/A
5503803	12/1995	Brown et al.	N/A	N/A
6056922	12/1999	Ikematsu	N/A	N/A
6300141	12/2000	Segal et al.	N/A	N/A
6479288	12/2001	Laffafian et al.	N/A	N/A
6483931	12/2001	Kalnitsky et al.	N/A	N/A
6503452	12/2002	Boxer et al.	N/A	N/A
6699697	12/2003	Klemic et al.	N/A	N/A
6863833	12/2004	Bloom et al.	N/A	N/A
6913697	12/2004	Lopez et al.	N/A	N/A
6916488	12/2004	Meier et al.	N/A	N/A
7077939	12/2005	Crooks et al.	N/A	N/A
7144486	12/2005	Fritsch et al.	N/A	N/A
7169272	12/2006	Fritsch et al.	N/A	N/A
7294247	12/2006	Tian et al.	N/A	N/A
7745116	12/2009	Williams	N/A	N/A
7939270	12/2010	Holden et al.	N/A	N/A
8124191	12/2011	Ervin et al.	N/A	N/A
8197775	12/2011	Johnston et al.	N/A	N/A
8461854	12/2012	Chen et al.	N/A	N/A
9057102	12/2014	Turner et al.	N/A	N/A
9546400	12/2016	Turner et al.	N/A	N/A
9556480	12/2016	Turner et al.	N/A	N/A

9613247	12/2016	Yang	N/A	N/A
9678056	12/2016	Turner et al.	N/A	N/A
9734382	12/2016	Wang et al.	N/A	N/A
9738929	12/2016	Turner et al.	N/A	N/A
9927398	12/2017	Reid et al.	N/A	N/A
10036065	12/2017	Jones	N/A	N/A
10215768	12/2018	Sanghera et al.	N/A	N/A
10338056	12/2018	Hyde et al.	N/A	N/A
10416117	12/2018	Reid et al.	N/A	N/A
10549274	12/2019	Brown et al.	N/A	N/A
10814298	12/2019	Hyde et al.	N/A	N/A
11084015	12/2020	Hyde et al.	N/A	N/A
11097269	12/2020	Goto et al.	N/A	N/A
11561216	12/2022	Hyde et al.	N/A	N/A
11596940	12/2022	Waterman	N/A	N/A
11789006	12/2022	Xie et al.	N/A	N/A
11913936	12/2023	Hyde et al.	N/A	N/A
12121894	12/2023	Waterman	N/A	N/A
12140563	12/2023	Reid et al.	N/A	N/A
2002/0074227	12/2001	Nisch et al.	N/A	N/A
2002/0123048	12/2001	Gau	N/A	N/A
2002/0144905	12/2001	Schmidt	N/A	N/A
2003/0015422	12/2002	Fritsch et al.	N/A	N/A
2003/0075445	12/2002	Woudenberg et al.	N/A	N/A
2003/0098248	12/2002	Vogel et al.	N/A	N/A
2003/0111340	12/2002	Cheng et al.	N/A	N/A
2003/0148401	12/2002	Agrawal et al.	N/A	N/A
2003/0224523	12/2002	Thornberg et al.	N/A	N/A
2004/0022677	12/2003	Wohlstadter et al.	N/A	N/A
2004/0096358	12/2003	Blankstein et al.	N/A	N/A
2004/0171169	12/2003	Kallury et al.	N/A	N/A
2005/0014162	12/2004	Barth et al.	N/A	N/A
2005/0133101	12/2004	Chung et al.	N/A	N/A
2005/0230272	12/2004	Lee et al.	N/A	N/A
2005/0279634	12/2004	Ozaki et al.	N/A	N/A
2006/0079009	12/2005	Salmon et al.	N/A	N/A
2006/0163063	12/2005	Picollet-Dahan et al.	N/A	N/A
2006/0194331	12/2005	Pamula et al.	N/A	N/A
2006/0257941	12/2005	McDevitt et al.	N/A	N/A
2006/0257992	12/2005	McDevitt et al.	N/A	N/A
2006/0292649	12/2005	Cahill et al.	N/A	N/A
2007/0035308	12/2006	Ide	N/A	N/A
2007/0161101	12/2006	Takeuchi	N/A	N/A
2007/0275480	12/2006	Brander et al.	N/A	N/A
2008/0254995	12/2007	Kim et al.	N/A	N/A
2009/0072332	12/2008	Dekker et al.	N/A	N/A
2009/0142504	12/2008	Ervin et al.	N/A	N/A
2009/0167288	12/2008	Reid et al.	N/A	N/A
2009/0185955	12/2008	Nellisen	N/A	N/A
2010/0035349	12/2009	Bau et al.	N/A	N/A

2010/0147450	12/2009	Takeuchi et al.	N/A	N/A
2010/0188109	12/2009	Edel et al.	N/A	N/A
2010/0190253	12/2009	Tazaki et al.	N/A	N/A
2010/0196203	12/2009	Sanghera et al.	N/A	N/A
2010/0264935	12/2009	Erdman et al.	N/A	N/A
2010/0304980	12/2009	Takeuchi et al.	N/A	N/A
2011/0043234	12/2010	Lee et al.	N/A	N/A
2011/0120871	12/2010	Reid et al.	N/A	N/A
2011/0121840	12/2010	Sanghera et al.	N/A	N/A
2011/0133255	12/2010	Merz	N/A	N/A
2011/0214991	12/2010	Kim et al.	N/A	N/A
2011/0274737	12/2010	Palmaz	N/A	N/A
2011/0287414	12/2010	Chen et al.	N/A	N/A
2011/0318774	12/2010	Larsen	N/A	N/A
2012/0010085	12/2011	Rava et al.	N/A	N/A
2013/0048499	12/2012	Mayer et al.	N/A	N/A
2013/0071932	12/2012	Itchoda et al.	N/A	N/A
2013/0140192	12/2012	Behrends et al.	N/A	N/A
2013/0196442	12/2012	Momose et al.	N/A	N/A
2013/0207205	12/2012	Chen	N/A	N/A
2013/0217106	12/2012	Jones et al.	N/A	N/A
2013/0270521	12/2012	Peng et al.	N/A	N/A
2013/0309776	12/2012	Drndic et al.	N/A	N/A
2014/0010735	12/2013	Tanaka et al.	N/A	N/A
2014/0174927	12/2013	Bashir et al.	N/A	N/A
2014/0190833	12/2013	Lieber et al.	N/A	N/A
2014/0243214	12/2013	Haga et al.	N/A	N/A
2014/0255921	12/2013	Moysey et al.	N/A	N/A
2014/0296083	12/2013	Brown et al.	N/A	N/A
2014/0318964	12/2013	Dunbar et al.	N/A	N/A
2014/0329693	12/2013	Reid et al.	N/A	N/A
2014/0335512	12/2013	Moysey et al.	N/A	N/A
2014/0346059	12/2013	Akeson	N/A	N/A
2014/0346515	12/2013	Yanagi et al.	N/A	N/A
2014/0371568	12/2013	Selby et al.	N/A	N/A
2015/0014160	12/2014	Hyde et al.	N/A	N/A
2015/0027885	12/2014	Rajaraman et al.	N/A	N/A
2015/0028846	12/2014	Zhu	N/A	N/A
2015/0065354	12/2014	Moysey et al.	N/A	N/A
2015/0151295	12/2014	Kimura et al.	N/A	N/A
2015/0191709	12/2014	Heron et al.	N/A	N/A
2015/0198611	12/2014	Ostrowski et al.	N/A	N/A
2015/0204763	12/2014	Stelzle et al.	N/A	N/A
2015/0218629	12/2014	Heron et al.	N/A	N/A
2015/0232923	12/2014	Drndic et al.	N/A	N/A
2015/0259724	12/2014	Guan et al.	N/A	N/A
2015/0265994	12/2014	Hyde et al.	N/A	N/A
2015/0268256	12/2014	Sanghera et al.	N/A	N/A
2015/0300986	12/2014	Reid et al.	N/A	N/A
2016/0040230	12/2015	Akeson	N/A	N/A

2016/0178576	12/2015	Maney et al.	N/A	N/A
2016/0231307	12/2015	Xie	N/A	N/A
2016/0257942	12/2015	Bruce et al.	N/A	N/A
2017/0189906	12/2016	Moll et al.	N/A	N/A
2017/0326550	12/2016	Brown et al.	N/A	N/A
2017/0363577	12/2016	Reid et al.	N/A	N/A
2018/0321188	12/2017	Reid et al.	N/A	N/A
2018/0372713	12/2017	Stamm et al.	N/A	N/A
2019/0210021	12/2018	Waterman	N/A	N/A
2019/0242913	12/2018	Sanghera et al.	N/A	N/A
2019/0391128	12/2018	Hyde et al.	N/A	N/A
2020/0292521	12/2019	Xie et al.	N/A	N/A
2021/0086160	12/2020	Hyde et al.	N/A	N/A
2021/0170403	12/2020	Waterman	N/A	N/A
2021/0300750	12/2020	Waterman	N/A	N/A
2022/0023819	12/2021	Hyde et al.	N/A	N/A
2023/0228733	12/2022	Hyde et al.	N/A	N/A
2023/0258592	12/2022	Bedau	N/A	N/A
2023/0311118	12/2022	Waterman	N/A	N/A
2024/0069007	12/2023	Xie et al.	N/A	N/A
2024/0369531	12/2023	Hyde et al.	N/A	N/A
2025/0033016	12/2024	Hyde et al.	N/A	N/A
2025/0073708	12/2024	Waterman	N/A	N/A
2025/0093296	12/2024	Reid et al.	N/A	N/A

FOREIGN PATENT DOCUMENTS

Patent No.	Application Date	Country	CPC
2003240941	12/2002	AU	N/A
1303147	12/2000	CN	N/A
1434461	12/2002	CN	N/A
1500555	12/2003	CN	N/A
101078704	12/2006	CN	N/A
100448007	12/2007	CN	N/A
101490277	12/2008	CN	N/A
100571871	12/2008	CN	N/A
102263104	12/2010	CN	N/A
203466320	12/2012	CN	N/A
103370617	12/2012	CN	N/A
103995035	12/2013	CN	N/A
205828393	12/2015	CN	N/A
106457247	12/2016	CN	N/A
102010022929	12/2010	DE	N/A
0532215	12/1992	EP	N/A
1110084	12/2000	EP	N/A
1120469	12/2000	EP	N/A
1419818	12/2003	EP	N/A
1535667	12/2004	EP	N/A
1669746	12/2005	EP	N/A
1677102	12/2005	EP	N/A
1688742	12/2005	EP	N/A

1710578	12/2005	EP	N/A
1712909	12/2005	EP	N/A
1779921	12/2006	EP	N/A
2219032	12/2009	EP	N/A
2237390	12/1990	GB	N/A
2446823	12/2007	GB	N/A
S5-274882	12/1976	JP	N/A
4014773	12/1991	JP	N/A
4127066	12/1991	JP	N/A
H04-215052	12/1991	JP	N/A
7307172	12/1994	JP	N/A
2004-158330	12/2003	JP	N/A
2005-098718	12/2004	JP	N/A
2005-164276	12/2004	JP	N/A
2005-300460	12/2004	JP	N/A
2005-539242	12/2004	JP	N/A
2006-312141	12/2005	JP	N/A
2008-194573	12/2007	JP	N/A
2009-128206	12/2008	JP	N/A
2010-186677	12/2009	JP	N/A
2012-247231	12/2011	JP	N/A
2013-148425	12/2012	JP	N/A
2013-242247	12/2012	JP	N/A
2014-190891	12/2013	JP	N/A
2014-529296	12/2013	JP	N/A
2015-064373	12/2014	JP	N/A
2018-510329	12/2017	JP	N/A
10-2017-0012367	12/2016	KR	N/A
WO 1988/008534	12/1987	WO	N/A
WO 1994/025862	12/1993	WO	N/A
WO 1997/016545	12/1996	WO	N/A
WO 1998/058248	12/1997	WO	N/A
WO 1999/013101	12/1998	WO	N/A
WO 2000/013014	12/1999	WO	N/A
WO 2000/025121	12/1999	WO	N/A
WO 2000/028312	12/1999	WO	N/A
WO 2001/059447	12/2000	WO	N/A
WO 2002/024862	12/2001	WO	N/A
WO 2002/029402	12/2001	WO	N/A
WO 2002/035221	12/2001	WO	N/A
WO 2002/082046	12/2001	WO	N/A
WO 2003/052420	12/2002	WO	N/A
WO 2005/040783	12/2004	WO	N/A
WO 2005/124888	12/2004	WO	N/A
WO 2006/012571	12/2005	WO	N/A
WO 2006/076703	12/2005	WO	N/A
WO 2006/100484	12/2005	WO	N/A
WO 2006/104639	12/2005	WO	N/A
WO 2006/113550	12/2005	WO	N/A
WO 2006/138160	12/2005	WO	N/A

WO 2007/028003	12/2006	WO	N/A
WO 2007/049576	12/2006	WO	N/A
WO 2007/116978	12/2006	WO	N/A
WO 2007/127327	12/2006	WO	N/A
WO 2007/132002	12/2006	WO	N/A
WO 2008/012552	12/2007	WO	N/A
WO 2008/054611	12/2007	WO	N/A
WO 2008/102120	12/2007	WO	N/A
WO 2008/102121	12/2007	WO	N/A
WO 2008/124107	12/2007	WO	N/A
WO 2008/137008	12/2007	WO	N/A
WO 2008/156041	12/2007	WO	N/A
WO 2009/024775	12/2008	WO	N/A
WO 2009/035647	12/2008	WO	N/A
WO 2009/077734	12/2008	WO	N/A
WO 2010/086603	12/2009	WO	N/A
WO 2010/122293	12/2009	WO	N/A
WO 2010/142954	12/2009	WO	N/A
WO 2011/046706	12/2010	WO	N/A
WO 2011/067559	12/2010	WO	N/A
WO 2011/118211	12/2010	WO	N/A
WO 2011/154114	12/2010	WO	N/A
WO 2012/033524	12/2011	WO	N/A
WO 2012/042226	12/2011	WO	N/A
WO 2012/107778	12/2011	WO	N/A
WO 2012/138357	12/2011	WO	N/A
WO 2013/012881	12/2012	WO	N/A
WO 2013/021815	12/2012	WO	N/A
WO 2013/041878	12/2012	WO	N/A
WO 2013/057495	12/2012	WO	N/A
WO 2013/121193	12/2012	WO	N/A
WO 2013/121224	12/2012	WO	N/A
WO 2013/123379	12/2012	WO	N/A
WO 2013/153359	12/2012	WO	N/A
WO 2014/013260	12/2013	WO	N/A
WO 2014/019603	12/2013	WO	N/A
WO 2014/064443	12/2013	WO	N/A
WO 2014/064444	12/2013	WO	N/A
WO 2014/132343	12/2013	WO	N/A
WO 2014/158665	12/2013	WO	N/A
WO 2015/183871	12/2014	WO	N/A
WO 2015/193076	12/2014	WO	N/A
WO 2016/034591	12/2015	WO	N/A
WO 2016/059427	12/2015	WO	N/A
WO 2016/127007	12/2015	WO	N/A
WO 2016/172724	12/2015	WO	N/A
WO 2016/187519	12/2015	WO	N/A
WO 2017/061600	12/2016	WO	N/A
WO 2018/007819	12/2017	WO	N/A
WO 2019/063959	12/2018	WO	N/A

OTHER PUBLICATIONS

International Search Report and Written Opinion for Application No. PCT/GB2021/051806, mailed Sep. 28, 2021. cited by applicant

International Preliminary Report on Patentability for Application No. PCT/GB2021/051806, mailed Jan. 26, 2023. cited by applicant

[No Author Listed] Avanti Polar Lipids, Inc. Avanti Polar Lipids-Preparations of Liposomes. Www.avantilipids.com 5 pages. Jul. 1, 2014. cited by applicant

Aghdaei et al., Formation of artificial lipid bilayers using droplet dielectrophoresis. Lab Chip. Oct. 2008;8(10):1617-20. doi: 10.1039/b807374k. Epub Aug. 13, 2008. cited by applicant

Altschul et al., Basic local alignment search tool. J Mol Biol. Oct. 5, 1990;215(3):403-10. cited by applicant

Altschul, A protein alignment scoring system sensitive at all evolutionary distances. J Mol Evol. Mar. 1993;36(3):290-300. cited by applicant

Anrather et al., Supported membrane nanodevices. J Nanosci Nanotechnol. Jan.-Feb. 2004;4(1-2):1-22. cited by applicant

Astier et al., Toward single molecule DNA sequencing: direct identification of ribonucleoside and deoxyribonucleoside 5'-monophosphates by using an engineered protein nanopore equipped with a molecular adapter. J Am Chem Soc. Feb. 8, 2006;128(5):1705-10. cited by applicant

Baaken et al., Planar microelectrode-cavity array for high-resolution and parallel electrical recording of membrane ionic currents. Lab Chip. Jun. 2008;8(6):938-44. doi: 10.1039/b800431e. Epub Apr. 16, 2008. cited by applicant

Bezrukov et al., Counting polymers moving through a single ion channel. Nature. Jul. 28, 1994;370(6487):279-81. cited by applicant

Bouaidat et al., Surface-directed capillary system; theory, experiments and applications. Lab Chip. Aug. 2005;5(8):827-36. Epub Jul. 1, 2005. cited by applicant

Bruggemann et al., Microchip technology for automated and parallel patch-clamp recording. Small. Jul. 2006;2(7):840-6. cited by applicant

Bull et al., Polymer Films on Electrodes. J. Electrochem Soc. May 1982;129(5):1009-1015. cited by applicant

Cheng et al., Discrete membrane arrays. J Biotechnol. Sep. 2000;74(3):159-74. cited by applicant

Cheng et al., Single Ion Channel Sensitivity in Suspended Bilayers on Micromachined Supports. Langmuir. 2001;17(4):1240-1242. cited by applicant

Danelon et al., Cell membranes suspended across nanoaperture arrays. Langmuir. Jan. 3, 2006;22(1):22-5. cited by applicant

Devereux et al., A comprehensive set of sequence analysis programs for the VAX. Nucleic Acids Res. Jan. 11, 1984;12(1 Pt 1):387-95. cited by applicant

Estes et al., Electroformation of giant liposomes from spin-coated films of lipids. Colloids Surf B Biointerfaces. May 10, 2005;42(2):115-23. cited by applicant

Fraikin et al., A high-throughput label-free nanoparticle analyser. Nat Nanotechnol. 2011;6(5):308-313. doi:10.1038/nnano.2011.24. cited by applicant

Funakoshi et al., Lipid bilayer formation by contacting monolayers in a microfluidic device for membrane protein analysis. Anal Chem. Dec. 15, 2006;78(24):8169-74. cited by applicant

Garstecki et al., Formation of droplets and bubbles in a microfluidic T-junction-scaling and mechanism of break-up. Lab Chip. Mar. 2006;6(3):437-46. Epub Jan. 25, 2006. Erratum in: Lab Chip. May 2006;6(5):693. cited by applicant

Gonzalez-Perez et al., Biomimetic triblock copolymer membrane arrays: a stable template for functional membrane proteins. Langmuir. 2009;25(18):10447-10450. doi:10.1021/la902417m.

cited by applicant

Hasanzadeh et al., Room-temperature ionic liquid-based electrochemical nanobiosensors. *Trends Anal Chem.* Dec. 2012;41:58-74. cited by applicant

Heron et al., Simultaneous measurement of ionic current and fluorescence from single protein pores. *J Am Chem Soc.* Feb. 11, 2009;131(5):1652-3. doi: 10.1021/ja808128s. cited by applicant

Hirano et al., Lipid Bilayers at Gel/Gel Interface for Ion Channel Recordings. *Surf. Sci. Nanotech.* 2008;6:130-133. cited by applicant

Holden et al., Functional bionetworks from nanoliter water droplets. *J Am Chem Soc.* Jul. 11, 2007;129(27):8650-5. Epub Jun. 16, 2007. cited by applicant

Horn, Avoiding Evaporation. *Ibidi. Application Note* 12. Mar. 29, 2012, pp. 1-3. cited by applicant

Hovis et al., Patterning and Composition Arrays of Supported Lipid Bilayers by Microcontact Printing. *Langmuir.* 2001;17:3400-3405. cited by applicant

Hromada et al., Single molecule measurements within individual membrane-bound ion channels using a polymer-based bilayer lipid membrane chip. *Lab Chip.* Apr. 2008;8(4):602-8.

doi:10.1039/b716388f. Epub Feb. 29, 2008. cited by applicant

Ide et al., A novel method for artificial lipid-bilayer formation. *Biosens Bioelectron.* Oct. 15, 2005;21(4):672-7. Epub Jan. 26, 2005. cited by applicant

Ikariyama et al., Polypyrrole electrode as a detector for electroinactive anions by flow injection analysis. *Anal. Chem.* 1986, 58, 8, 1803-1806. cited by applicant

Ivanov et al., DNA tunneling detector embedded in a nanopore. *Nano Lett.* 2011;11(1):279-285. doi:10.1021/nl103873a. cited by applicant

Jeon et al., Long-term storable and shippable lipid bilayer membrane platform. *Lab Chip.* Oct. 2008;8(10):1742-4. doi: 10.1039/b807932c. Epub Aug. 22, 2008. cited by applicant

Jung et al., Detecting protein-ligand binding on supported bilayers by local pH modulation. *J Am Chem Soc.* Jan. 28, 2009;131(3):1006-14. doi: 10.1021/ja804542p. Author Manuscript, 23 pages. cited by applicant

Kam et al., Spatially Selective Manipulation of Supported Lipid Bilayers by Laminar Flow: Steps Toward Biomembrane Microfluidic. *Langmuir.* 2003;19(5):1624-1631. cited by applicant

Kasianowicz et al., Protonation dynamics of the alpha-toxin ion channel from spectral analysis of pH-dependent current fluctuations. *Biophys J.* Jul. 1995;69(1):94-105. cited by applicant

Khafizov, Single Molecule Force Spectroscopy Of Single Stranded Dna Binding Protein And Rep Helicase. University of Illinois at Urbana-Champaign Dissertation. 2012. cited by applicant

Kim et al., Liquid-slate field-effect transistors using electrowetting. *Applied Physics Letters.* 90:043507-1-043507-3. cited by applicant

Korolev et al., Major domain swiveling revealed by the crystal structures of complexes of *E. coli* Rep helicase bound to single-stranded DNA and ADP. *Cell.* Aug. 22, 1997;90(4):635-47. cited by applicant

Krantz Lab. Planar Lip Bilayer Electrophysiology Equipment. Department of Molecular & Cell Biology, University of California, Berkeley. Oct. 6, 2007. Last accessed at mcb.berkeley.edu/labs/krantz/equipment/blm.html on Nov. 26, 2014. cited by applicant

Kung et al., Printing via Photolithography on Micropartitioned Fluid Lipid Membranes. *Adv. Materials.* 2000;12(10):731-734. cited by applicant

Langecker et al., Synthetic lipid membrane channels formed by designed DNA nanostructures. *Science.* Nov. 16, 2012;338(6109):932-6. doi: 10.1126/science.1225624. cited by applicant

Le Pioufle et al., Lipid bilayer microarray for parallel recording of transmembrane ion currents. *Anal Chem.* Jan. 1, 2008;80(1):328-32. Epub Nov. 15, 2007. cited by applicant

Lee et al., Ion channel switch array: A biosensor for detecting multiple pathogens. *Industrial Biotechnology.* May 2005;1(1):26-31. doi:10.1089/ind.2005.1.26. cited by applicant

Lee et al., Nanoarrays of tethered lipid bilayer rafts on poly(vinyl alcohol) hydrogels. *Lab Chip.* Jan. 7, 2009;9(1):132-9. doi: 10.1039/b809732a. Epub Oct. 22, 2008. cited by applicant

Lee et al., Polyelectrolyte Micropatterning Using Agarose Plane Stamp and a Substrate Having Microscale Features on Its Surface. *Bull. Korean Chem. Soc.*, vol. 26(10):1539-1542 (2005). cited by applicant

Lewis et al., The Mesomorphic Phase Behavior of Lipid Bilayers. *Structure Biological Membranes*. 3rd Ed. Ed: Yeagle. CRC Press 2011. 19-89. cited by applicant

Li et al., Microfluidic system for planar patch clamp electrode arrays. *Nano Lett.* Apr. 2006;6(4):815-9. cited by applicant

Lieberman et al., Processive replication of single DNA molecules in a nanopore catalyzed by phi29 DNA polymerase. *J Am Chem Soc.* Dec. 22, 2010;132(50):17961-72. doi:10.1021/ja1087612. Epub Dec. 1, 2010. cited by applicant

Luan et al., Base-by-base ratcheting of single stranded DNA through a solid-state nanopore. *Phys Rev Lett.* Jun. 11, 2010;104(23):238103. Epub Jun. 10, 2010. cited by applicant

Mach et al., Miniaturized planar lipid bilayer: increased stability, low electric noise and fast fluid perfusion. *Anal Bioanal Chem.* Feb. 2008;390(3):841-6. Epub Oct. 31, 2007. cited by applicant

Majd et al., Hydrogel stamping of arrays of supported lipid bilayers with various lipid compositions for the screening of drug-membrane and protein-membrane interactions. *Angew Chem Int Ed Engl.* Oct. 21, 2005;44(41):6697-700. cited by applicant

Malmstadt et al., Automated formation of lipid-bilayer membranes in a microfluidic device. *Nano Lett.* Sep. 2006;6(9):1961-5. cited by applicant

Mangold et al., Reference electrodes based on conducting polymers. *Fresenius J Anal Chem.* Jun. 2000;367(4):340-2. cited by applicant

Mastrangeli et al., Challenges for Capillary Self-Assembly of Microsystems. *IEEE Transactions.* Jan. 2011;1(1):133-149. cited by applicant

Mastrangeli et al., Self-assembly from milli- to nanoscales: methods and applications. *J Micro Microeng.* 2009;19:083001. cited by applicant

Maurer et al., Reconstitution of ion channels in agarose-supported silicon orifices. *Biosens Bioelectron.* May 15, 2007;22(11):2577-84. Epub Nov. 13, 2006. cited by applicant

Mcalduff et al., Freestanding lipid bilayers as substrates for electron cryomicroscopy of integral membrane proteins. *J Microsc.* Feb. 2002;205(Pt 2):113-7. cited by applicant

Montal et al., Formation of bimolecular membranes from lipid monolayers and a study of their electrical properties. *Proc Natl Acad Sci U S A.* Dec. 1972;69(12):3561-6. cited by applicant

Moran-Mirabal et al., Micrometer-sized supported lipid bilayer arrays for bacterial toxin binding studies through total internal reflection fluorescence microscopy. *Biophys J.* Jul. 2005;89(1):296-305. Epub Apr. 15, 2005. cited by applicant

Ogier et al., Suspended Planar Phospholipid Bilayers on Micromachined Supports, *Langmuir*, vol. 16:5696-5701 (2000). cited by applicant

Onoe et al., Three-Dimensional Micro-Self-Assembly Using Hydrophobic Interaction Controlled by Self-Assembled Monolayers. *J Micro Systems.* Aug. 2004;13(4):603-611. cited by applicant

Parthasarathy et al., Protein patterns at lipid bilayer junctions. *Proc Natl Acad Sci U S A.* Aug. 31, 2004;101(35):12798-803. Epub Aug. 20, 2004. cited by applicant

Peterman et al., Ion Channels and Lipid Bilayer Membranes Under High Potentials Using Microfabricated Apertures. *Biomedical Microdevices*, vol. 4(3):231-236 (2002). cited by applicant

Polk et al., Ag/AgCl microelectrodes with improved stability for microfluidics, *Sensors and Actuators B.*, vol. 114:239-247 (2006). cited by applicant

Rauf et al., Studies on sildenafil citrate (Viagra) interaction with DNA using electrochemical DNA biosensor. *Biosens Bioelectron.* May 15, 2007;22(11):2471-7. Epub Nov. 7, 2006. cited by applicant

Romer et al., Impedance analysis and single-channel recordings on nano-black lipid membranes based on porous alumina. *Biophys J.* Feb. 2004;86(2):955-65. cited by applicant

Sackmann, Supported membranes: scientific and practical applications. *Science.* Jan. 5,

1996;271(5245):43-8. cited by applicant

Sandison et al., Air-exposure technique for the formation of artificial lipid bilayers in microsystems. *Langmuir*. Jul. 17, 2007;23(15):8277-84. Epub Jun. 22, 2007. cited by applicant

Sandison et al., Rapid fabrication of polymer microfluidic systems for the production of artificial lipid bilayers. *J. Micromech. Microeng.*, vol. 15:S139-S144 (2005). cited by applicant

Sapra et al., Lipid-coated hydrogel shapes as components of electrical circuits and mechanical devices. *Sci Rep*. 2012;2:848. doi: 10.1038/srep00848. Epub Nov. 14, 2012. cited by applicant

Sarles et al., Bilayer formation between lipid-encased hydrogels contained in solid substrates. *ACS Appl Mater Interfaces*. Dec. 2010;2(12):3654-63. doi: 10.1021/am100826s. Epub Nov. 10, 2010. cited by applicant

Schindler et al., Branched bimolecular lipid membranes. *Biophys J*. Sep. 1976;16(9):1109-13. cited by applicant

Schmidt et al., A Chip-Based Biosensor for the Functional Analysis of Single Ion Channels. *Angew Chem Int Ed Engl*. Sep. 1, 2000;39(17):3137-3140. cited by applicant

Shim et al., Stochastic sensing on a modular chip containing a single-ion channel. *Anal Chem*. Mar. 15, 2007;79(6):2207-13. Epub Feb. 9, 2007. Author Manuscript, 13 pages. cited by applicant

Smith et al., Micropatterned fluid lipid bilayer arrays created using a continuous flow microspotter. *Anal Chem*. Nov. 1, 2008;80(21):7980-7. doi: 10.1021/ac800860u. Epub Oct. 8, 2008. Author Manuscript, 17 pages. cited by applicant

Soni et al., Synchronous optical and electrical detection of biomolecules traversing through solid-state nanopores. *Rev Sci Instrum*. Jan. 2010;81(1):014301. doi: 10.1063/1.3277116. cited by applicant

Stoddart et al., Single-nucleotide discrimination in immobilized DNA oligonucleotides with a biological nanopore. *Proc Natl Acad Sci U S A*. May 12, 2009;106(19):7702-7. doi: 10.1073/pnas.0901054106. Epub Apr. 20, 2009. cited by applicant

Sun et al., Microfluidic static droplet arrays with tuneable gradients in material composition. *Lab Chip*. Dec. 7, 2011;11(23):3949-52. doi: 10.1039/c1lc20709a. Epub Oct. 12, 2011. cited by applicant

Suzuki et al., Highly reproducible method of planar lipid bilayer reconstitution in polymethyl methacrylate microfluidic chip. *Langmuir*. Feb. 14, 2006;22(4):1937-42. cited by applicant

Suzuki et al., Planar lipid bilayer reconstitution with a micro-fluidic system. *Lab Chip*. Oct. 2004;4(5):502-5. Epub Sep. 2, 2004. cited by applicant

Suzuki et al., Planar Lipid Membrane Array for Membrane Protein Chip. 17th IEEE International Conference on Micro Electro Mechanical Systems (MEMS), pp. 272-275 (2004). cited by applicant

Syms et al., Surface Tension-Powered Self-Assembly of Microstructures—The State of the Art. *J Micro Systems*. Aug. 2003;12(4):387-417. cited by applicant

Thorsen et al., Dynamic pattern formation in a vesicle-generating microfluidic device. *Phys Rev Lett*. Apr. 30, 2001;86(18):4163-6. cited by applicant

Urisu et al., Formation of high-resistance supported lipid bilayer on the surface of a silicon substrate with microelectrodes. *Nanomedicine*. Dec. 2005;1(4):317-22. cited by applicant

Vidinha et al., Ion jelly: a tailor-made conducting material for smart electrochemical devices. *Chem Commun (Camb)*. Nov. 30, 2008;(44):5842-4. doi: 10.1039/b811647d. Epub Oct. 3, 2008. cited by applicant

Vulto et al., Microfluidic channel fabrication in dry film resist for production and prototyping of hybrid chips. *Lab Chip*. Feb. 2005;5(2):158-62. Epub Dec. 3, 2004. cited by applicant

Wagterveld et al., Ultralow hysteresis superhydrophobic surfaces by excimer laser modification of SU-8. *Langmuir*. Dec. 19, 2006;22(26):10904-8. cited by applicant

Watanabe et al., Electrical recording of Nanopore membrane proteins in a microfluidic device. *The Papers of Technical Meeting on Bio Micro Systems, IEE Japa*. 2010; BMS-10(7-27):5-8. cited by applicant

Yusko et al., Controlling protein translocation through nanopores with bio-inspired fluid walls. Nat Nanotechnol. Apr. 2011; 6(4): 253-260. Epub Feb. 20, 2011. doi: 10.1038/nnano.2011.12. Author Manuscript, 22 pages. cited by applicant

Zagnoni et al., Bilayer lipid membranes from falling droplets. Anal Bioanal Chem. Mar. 2009;393(6-7):1601-5. doi:10.1007/s00216-008-2588-5. Epub Jan. 19, 2009. cited by applicant

Zagnoni et al., Controlled delivery of proteins into bilayer lipid membranes on chip. Lab Chip. Sep. 2007;7(9):1176-83. Epub Jun. 27, 2007. Author Manuscript, 14 pages. cited by applicant

Zagnoni et al., Microfluidic array platform for simultaneous lipid bilayer membrane formation. Biosens Bioelectron. Jan. 1, 2009;24(5):1235-40. doi: 10.1016/j.bios.2008.07.022. Epub Jul. 23, 2008. cited by applicant

Third Party Observations for Application No. EP21749248.7, mailed Jul. 12, 2023. cited by applicant

Piper et al., Stable silicon-ionic liquid interface for next-generation lithium-ion batteries. Nat Commun. Feb. 25, 2015;6:6230. 10 pages. doi: 10.1038/ncomms7230. cited by applicant

Tomimatsu et al. Possible contamination of ionic liquids upon dissolution and absorption of rubber and resin components, Journal of Molecular Liquids. Mar. 15, 2019;278:78-85. cited by applicant

Primary Examiner: Ball; J. Christopher

Attorney, Agent or Firm: Wolf, Greenfield & Sacks, P.C.

Background/Summary

RELATED APPLICATIONS (1) This Application is a national stage filing under 35 U.S.C. 371 of International application number PCT/GB2021/051806, filed Jul. 14, 2021, which claims priority under 35 U.S.C. § 119(e) to U.S. Provisional application No. 63/053,122, filed Jul. 17, 2020, each of which is hereby incorporated herein by reference in its entirety.

TECHNICAL FIELD

(1) The present invention relates to a nanopore sensing device.

BACKGROUND

(2) Nanopore sensing devices have been developed for sensing a wide range of species, including single molecules such as polymer molecules. A known nanopore sensing device is a MinION™, manufactured and sold by Oxford Nanopore Technologies Ltd. The nanopore-based sensing therein employs the measurement of ionic current flow through a biological nanopore located in a highly resistive amphiphilic membrane. The MinION™ has an array of nanopore sensors. As a molecule, such as a polymer analyte e.g. DNA, is caused to translocate a nanopore, measurement of the fluctuations in ionic current may be used to determine the sequence of the DNA strand. Nanopore devices for detection of analytes other than polynucleotides such as proteins are also known from WO2013/123379.

(3) Many nanopore sensing devices, such as MinION™, use biological nanopores, but an alternative is to use solid state nanopores. An example of a nanopore sensing device using solid state nanopores is disclosed in WO2016/127007, hereby incorporated by reference in its entirety. The performance of solid-state nanopore sensors is limited by the sensing components, manufacturing techniques and their tolerances, which can occur as a result of variation in the formation of the nanopore or the assembly of the sensor. These and other factors detriment the bandwidth, sensitivity and ability to control such nanopore sensors.

SUMMARY

(4) The present invention is concerned with the overcoming problems associated with

implementing a nanopore sensor device having a plurality of nanopore sensors.

(5) According to an aspect of the invention, there is provided a nanopore sensing device comprising: first and second chambers; a planar structure provided with plural fluidic passages extending between the first and second chambers, the planar structure being configured to support nanopores in membranes across respective passages; sensor electrodes arranged to sense a fluidic electrical potential in respective passages between the nanopores and the second chamber, wherein the passages comprise planar fluidic resistor portions between the sensor electrode and the second chamber, the planar fluidic resistor portions extending in a planar direction of the planar structure and being configured to form a fluidic resistor.

(6) By providing the planar fluidic resistor portion a voltage divider is formed across the sensor electrode including the resistance of the nanopore in one leg and including the resistance of the planar fluidic resistor portion in the other leg. As a result, the fluidic electrical potentials sensed in the passages by the sensor electrodes allow sensing of the current flowing through the passage and hence the nanopores. This allows for nanopore sensing.

(7) Furthermore, the formation of the planar fluidic resistor portion extending in a planar direction of the planar structure improves the ease of manufacture compared to a fluidic resistor portion formed by an access hole extending through the thickness of the planar structure. This is because typical resistances of nanopores mean that the fluidic resistor portion needs to be provided with a relatively high resistance to perform the voltage divider with the nanopore. Thus, fluidic resistor portions formed by access holes extending through the thickness of the planar structure need to be relatively long and to have a relatively high aspect ratio which is difficult to manufacture. In contrast, a planar fluidic resistor portion extending in a planar direction of the planar structure is in principle more easy to form. However, their configuration and formation remains a technical issue, and some of the following aspects of the present invention are concerned with improving the ease of manufacture.

(8) The fluidic resistor portion can be linear in shape. The fluidic resistor portion can have a continuous linear shape, with no bends or turns. The fluidic resistor portion can be linear in shape and extend in a direction normal to the planar structure. The fluidic resistance of the fluidic resistor portion can be less than the resistance of the nanopore. The fluidic resistance of the fluidic resistor portion can be between less than 50% and about 1% of the resistance of the nanopore. The fluidic resistance of the fluidic resistor portion can be about 10% of the resistance of the nanopore. In one aspect, the planar structure comprises: a nanopore support layer that is configured to support the nanopores in the membranes extending across the passages; and a further layer in which the planar fluidic resistor portions are formed.

(9) By forming the planar fluidic resistor portions in a different layer from the nanopore support layer supports the nanopores in the membranes, the nanopore support layer may be designed and manufactured with suitable properties for the nanopore support, while allowing the planar the planar fluidic resistor portions to be formed in a further layer having different material properties.

(10) In some types of embodiment, the nanopore support layer is provided with wells opening into the first chamber, the wells forming part of the passages and being configured to support said nanopores in said membranes extending across the wells.

(11) The further layer may be a dielectric layer. This facilitates manufacture of the planar fluidic resistor portions by permitting use various techniques suitable for processing dielectric materials, for example deposition and removal process.

(12) The first and second chambers may be on opposite sides of the planar structure so that the passages extend through the planar structure. In that case, the substrate may be provided with access holes which extend therethrough and form part of the passages.

(13) In another aspect which may be combined with a separate nanopore support layer but is not dependent thereon, the first and second chambers are on opposite sides of the planar structure so that the passages extending through the planar structure. In that case, the planar structure may

comprise a substrate; and a further layer that is supported by the substrate, with the planar fluidic resistor portions being formed in the further layer, and the substrate being provided with access holes extending therethrough to form part of the passages.

(14) This facilitates manufacture of the planar fluidic resistor portions by allowing the further layer to be processed on the substrate. For example, the further layer may be a dielectric layer which, as mentioned above, facilitates manufacture of the planar fluidic resistor portions by permitting use of various techniques suitable for processing dielectric materials, for example deposition and removal process.

(15) In some embodiments, the further layer is between the first chamber and the substrate. Advantageously, this locates the further layer in which the planar fluidic resistor portions are formed closer to the nanopore within the passages.

(16) Advantageously, each access hole may be shared by plural passages by being fluidically connected in common to plural planar fluidic resistor portions. This permits the area density of the passages and nanopores across the area of the planar structure to be increased.

(17) The substrate may be a semiconductor wafer. This permits the planar fluidic resistor portions to be formed in the further layer using conventional semiconductor processing techniques.

(18) In addition, the planar structure may further comprise a circuit layer supported by the semiconductor wafer, the circuit layer comprising circuit components connected to the sensor electrode. This allows the semiconductor wafer both to provide a substrate supporting both the circuit layer and the further layer in which the planar fluidic resistor portions are formed.

(19) In this case, advantageously, the circuit layer is formed on the semiconductor wafer and the dielectric layer is formed on the circuit layer. This order simplifies the manufacture to provide the circuit layer and the further layer in which the planar fluidic resistor portions are formed.

(20) In other embodiments, the planar structure further comprises a semiconductor wafer having a circuit layer supported thereby, the circuit layer comprising circuit components connected to the sensor electrode, the semiconductor wafer and the circuit layer is provided with access holes which extend therethrough and form part of the passages, and the substrate is bonded to the semiconductor wafer between the semiconductor wafer and the second chamber.

(21) In other embodiments, the planar structure comprises: a substrate; a circuit layer supported by the semiconductor wafer, the circuit layer comprising circuit components connected to the sensor electrode; and a nanopore support layer that is configured to support the nanopores in the membranes extending across the passages, the planar fluidic resistor portions being formed in the nanopore support layer. This facilitates manufacture of the planar fluidic resistor portions by permitting various techniques suitable for processing the nanopore support layer.

(22) In this case, the nanopore support layer may be provided with wells opening into the first chamber, the wells forming part of the passages and being configured to support said nanopores in said membranes extending across the wells.

(23) The first and second chambers may be on opposite sides of the planar structure, in which case the passages extend through the planar structure. The substrate can be provided with access holes, forming part of the passages, which extend therethrough.

(24) An access hole may be shared by plural passages by being fluidically connected in common to plural planar fluidic resistor portions. When an access hole is shared between two or more passages the resistance of the access hole is configured to inhibit crosstalk between passages. The resistance of a common access hole can be negligible within the passage.

(25) The substrate may be a semiconductor wafer.

(26) In any of the embodiments, advantageously, the planar fluidic resistor portion may extend along a tortuous path. This facilitates packaging of a planar fluidic resistor portion with sufficient length to provide a desired resistance within a discrete area on the planar structure, thereby assisting with increasing the area density of the nanopore sensors.

(27) In any of the embodiments, advantageously, the planar fluidic resistor portion may comprise

sections each extending in the planar direction of the planar structure but at different depths within the planar structure. This facilitates packaging of a planar fluidic portion with sufficient length to provide a desired resistance within a discrete area on the planar structure, thereby assisting with increasing the area density of the nanopore sensors. The sections at different depths may overlap.

Description

BRIEF DESCRIPTION OF THE DRAWINGS

(1) To allow better understanding, embodiments of the present invention will now be described by way of non-limitative example with reference to the accompanying drawings, in which:

(2) FIG. 1 is a cross-sectional view of a nanopore sensing device;

(3) FIG. 2 is a cross-sectional view of a planar structure of the nanopore sensing device;

(4) FIG. 3 is a plan view of the planar structure;

(5) FIG. 4 is a diagram of a circuit of the nanopore sensing device;

(6) FIG. 5 is a plan view of a planar fluidic resistor portion that can be formed in a dielectric layer of the planar structure;

(7) FIGS. 6a-6j are a series of cross-sectional views of layers being processed during manufacture of the planar structure;

(8) FIG. 7 is a cross-sectional view of the planar structure with a first modified construction;

(9) FIGS. 8a and 8b are cross-sectional views of the planar structure with second and third modified constructions;

(10) FIG. 9 is a plan view of an alternative configuration of the planar fluidic resistor portion formed in a dielectric layer of the planar structure;

(11) FIGS. 10a-10m are a series of cross-sectional views of layers being processed during manufacture of the planar structure in which the planar fluidic resistor portion has the alternative configuration of FIG. 9;

(12) FIGS. 11a-11d are a series of cross-sectional views of layers being processed during manufacture of the base layer of the planar structure with a fourth modified construction in which the planar fluidic resistor portion is formed on a substrate that is bonded to semiconductor wafer; and

(13) FIGS. 12a-12f are a series of cross-sectional views of layers being processed during manufacture of the planar structure with a fifth modified construction in which the planar fluidic resistor portion is formed in the nanopore support layer.

DETAILED DESCRIPTION OF THE INVENTION

(14) FIG. 1 shows a nanopore sensing device 1 that is arranged as follows.

(15) The nanopore sensing device 1 comprises a first chamber 3 and a second chamber 4 with a planar structure 10 between the first and second chambers 3, 4. The first and second chambers 3, 4 are filled with fluid, such as an ionic solution or ionic liquid, in use. The first and second chambers 3, 4 are shown schematically in FIG. 1 but may be arranged with any suitable structure.

(16) The first and second chambers 3, 4 may be closed or may be arranged as part of flow cells permitting flow of solution therethrough.

(17) The planar structure 10 is provided with plural fluidic passages 20 that extend between the first and second chambers 3, 4. Thus, the fluidic passages 20 are filled with fluid, in use, and fluidically connect the first and second chambers 3, 4. Each of the fluidic passages 20 is connected to the first and second chambers 3, 4, so the nanopores 22 lies in parallel paths of fluidic communication. The plural fluidic passages 20 may be arranged in an array in two dimensions across the planar structure 10.

(18) In FIG. 1, the construction of the planar structure 10 is not shown in FIG. 1 and so the fluidic passages 20 are shown schematically. The configuration of the planar structure 10 and the fluidic

passages **20** is described in detail below.

(19) In this example, as the first and second chambers **3**, **4** are on opposite sides of the planar structure **10**, the passages **20** extend through the planar structure **10**. However, as an alternative, the first and second chambers **3**, **4** could be arranged in different locations on the same side of the planar structure **10**.

(20) In this example, drive electrodes **5**, **6** are provided in the first and second chambers **3**, **4**. In use, an electrical potential difference may be applied across the drive electrodes **5**, **6** and therefore across each fluidic passage **20** to induce an analyte to flow between the first and second chambers **3**, **4**. The drive electrodes **5**, **6** may be configured to apply substantially the same potential difference across all the fluidic passages **20**. Additionally, or alternatively, the nanopore sensing device **1** can be configured to induce an analyte flow through the fluidic passages **20** using other techniques.

(21) The first chamber **3** may function as a cis chamber and hold an analyte to be analysed by the nanopore sensing device **1**. The second chamber **4** may function as a trans chamber and receive the analyte from the first chamber **3**.

(22) As described in more detail below, the planar structure **10** supports nanopores **23** in membranes **22** that extend across respective passages **20**. Examples of suitable membranes **22** and nanopores **23** are described below.

(23) The fluidic passages **20** are each provided with a sensor electrode **24** arranged to sense a fluidic electrical potential in the respective passage **20** between the nanopores **23** and the second chamber **4**. As an analyte passes through a nanopore **22**, the fluctuation in electrical potential caused by changes in ion current flow is detected by the sensor electrode **24**. Thus, the passage **20** and the sensor electrode **24** formed therein act as respective sensors in the nanopore sensor device **1**.

(24) FIG. 2 illustrates the construction of the planar structure **10**, showing a single one of the plural fluidic passages **20** for clarity, as follows.

(25) The planar structure **10** comprises a nanopore support layer **30** and a base layer **100** which are fixed together.

(26) The nanopore support layer **30** is configured to support the nanopores **23** in the membranes **22** extending across the passages **20**. In particular, the nanopore support layer **30** is provided with wells **31** opening into the first chamber **3**. The wells **31** form part of the passages **20**. The wells **31** are configured to support the membranes **22** extending across the passages **20**, specifically extending across the openings of the wells **31**, and thereby to support the nanopores **22**. The nanopore support layer **30** includes a wall layer **32** comprising walls **33** that define the wells **31**.

(27) The nanopore support layer **30** may be made of any suitable material, for example: ceramics such as silicon dioxide or silicon nitride; photo resist such as SU-8 or TMMF/TMMR; plastic such as acrylic (PMMA); or epoxy resin.

(28) FIG. 3 shows an example in which the plural wells **31** are arranged in a plane in a regular planar array having a repeating structure in plan view (from above in FIG. 2). FIG. 3 shows only nine wells **4** for simplicity, but in general the nanopore support layer **30** may have any number of wells **31**, typically being much larger than nine, for example of the order of 1000 or more, practically in the order of 100,000, and feasibly up to 5,000,000 or more. Each of the wells **31** and the corresponding passages **20** is arranged within a respective footprint **35**.

(29) The base layer **100** is between the nanopore support layer **30** and the second chamber **4** and includes the following layers. The base layer **100** includes a semiconductor wafer **101** which forms a substrate in this example and supports a circuit layer **110** and a dielectric layer **120**. The circuit layer **110** comprises circuit components connected to the sensor electrodes **24**. The circuit components in respect of each passage **20** are arranged within the same footprint **35** as the passage **20**.

(30) The semiconductor wafer **101** is typically made of silicon, but can in principle be any

semiconductor material which is suitable as a support for a circuit layer **110**, such as silicon dioxide, quartz, glass, amorphous aluminium oxide or sapphire.

(31) The dielectric layer **120** provides a planar fluidic resistor portion **150** that forms part of the passage **20**, so forms the further layer in this example. In this manner, the fluidic passage **20** provides a fluidic resistor between the sensor electrode **24** and the second chamber **4**. More specifically, the fluidic passage **20** through the base layer **100** includes the following portions that are fluidically connected in series: the well **31**, or access thereto, as described above; a dielectric access hole **121** that extends from the well **31** through the dielectric layer; the planar fluidic resistor portion **150** formed in the dielectric layer and fluidically connected to the dielectric access hole **121**; a circuit layer access hole **111** extending through the circuit layer **110** and fluidically connected to the planar fluidic resistor portion **150**; and a wafer access hole **102** extending through the semiconductor wafer **101** and fluidically connected to the circuit layer access hole **111**.

(32) The sensor electrode **24** is formed in the dielectric access hole **121**.

(33) The planar fluidic resistor portion **150** is configured to form a fluidic resistor. In this manner, the fluidic passages **20** are configured to provide fluidic resistors between the sensor electrode **24** and the second chamber **4** as will now be described with reference to FIG. **4** which is a diagram of a circuit of the nanopore sensing device **1**.

(34) As a result, the passage **20** forms a voltage divider **50** with the nanopore **23** such that the sensor electrode **24** is positioned between two legs **51** and **52** of the voltage divider **50**. The first leg **51** of the voltage divider **50** is formed between the first drive electrode **5** and the sensor electrode **24**, and the second leg **52** of the voltage divider **50** is formed between the sensor electrode **24** and the second drive electrode **6**.

(35) The resistance of the nanopore **23** with any additional solution resistance between first drive electrode **5** and the sensor electrode **24** is present in a first leg **51** of the voltage divider **50**. The well **31** and dielectric access hole **121** may be designed to have a minimal fluidic resistance compared to the nanopore **23**.

(36) The fluidic resistance of the planar fluidic resistor portion **150** is present in the second leg **52** of the voltage divider **50**. The circuit layer access hole **111** and the wafer access hole **102** may be designed to provide a fluidic resistance that is negligible compared to the fluidic resistance of the planar fluidic resistor portion **150**, but this is not essential and they may be designed to provide additional fluidic resistance.

(37) The first and second chambers **51**, **52** also have a negligible fluidic resistance compared to the passage **20** due to the relatively narrow cross-sectional area of the passage **20**.

(38) A sensor circuit **55** is configured to sense the electrical potential of the fluid at the sensor electrode **24** in the passage **20**. As a result of the voltage divider **50**, the fluidic electrical potentials sensed in the passage **20** by the sensor electrode **24** permits sensing of the current flowing through the passage **20** and hence the through the nanopore **23**. The sensor electrode **24** can detect fluctuations in voltage as matter, such as a molecule on a strand of DNA, translocates through the nanopore **23**. This provides nanopore sensing.

(39) The sensor electrode **24** lies between the nanopore **23** and the planar fluidic resistor portion **150**. Although the configuration in FIG. **2** is an example, the sensor electrode **24** can be located elsewhere in the passage **20**, for example in the well **31**.

(40) In some embodiments, the sensor electrode **126** can function as a terminal (e.g. base or gate) of a transistor device for measuring electrical potential of the fluid at the location of the sensor electrode **24**.

(41) Some or all of the components of the sensor circuit **55** are formed in the circuit layer. **110**. Such components may include, for example, any one or more of: a transistor device of which the sensor electrode **24** functions as a terminal (e.g. base or gate), amplifiers, gate circuits and so on. Where only some of the components of the sensor circuit **55** are formed in the circuit layer **110**, the remainder of the sensor circuit **55** may be formed in a separate integrated circuit chip connected to

the circuit layer **150**.

(42) Considerations in the design of the planar fluidic resistor portion **150** and the overall passage **20** are as follows.

(43) The passage, and in particular the planar fluidic resistor portion **150**, can be configured such that the resistance of the first and second legs **51**, **52** of the voltage divider **50** are substantially matched when the passage **22** is filled by fluid, and relatively high relative to the resistance of fluid in the first and second chambers **3**, **4** such that the resistance of the first and second chambers **3**, **4** does not appreciably influence the measurements.

(44) The signal-to-noise ratio may be optimised by selecting the fluidic resistances of the first and second legs **51**, **52** of the voltage divider **50** to be equal. However, this is not essential and the fluidic resistance of the planar fluidic resistor portion **150** may be varied to take account of other factors, while still obtaining an acceptable signal-to-noise ratio. An acceptable signal-to-noise ratio may be achieved with the fluidic resistance of the second leg **52** of the voltage divider **50** being significantly less than the resistance of first leg of the voltage divider, for example with the fluidic resistance of the second leg **52** of the voltage divider **50** being 10% or less of the resistance of first leg **51** of the voltage divider **50**, for example 2% thereof. In some embodiments, a lower limit on the fluidic resistance of the second leg **52** of the voltage divider **50** may be set by the desired signal to noise ratio.

(45) Other factors that may be considered in the selection of the fluidic resistance of the second leg **52** of the voltage divider **50**, and specifically the planar fluidic resistor portion **150**, are as follows.

(46) As the fluidic resistance of the second leg **52** increases, the diffusion of ions decreases, causing an increased depletion of ions near the pore, and thereby causing a decay of the signal over the timescale of a typical event over which a signal is obtained. In order to increase the limit on read length caused by this effect, the fluidic resistance of the planar fluidic resistor portion **150** may be reduced. In many embodiments, this factor may place an upper limit on the fluidic resistance of the planar fluidic resistor portion **150**. As the fluidic resistance of the planar fluidic resistor portion **150** increases, the variation in the voltage across the nanopore **23** increases, which can complicate signal processing. In order to limit this effect, the fluidic resistance of the planar fluidic resistor portion **150** may be reduced. Reducing the fluidic resistance of the planar fluidic resistor portion **150** may increase bandwidth or provide leeway for additional capacitance in the passage **20** or the membrane **22**.

(47) Taking into account these factors, the fluidic resistance of the second leg of the voltage divider may be less than the resistance of the nanopore **23**, typically at most 50%, or at most 25% of the resistance of the nanopore **23**. In some embodiments, the optimal fluidic resistance of the second leg **52** of the voltage divider **50** may be around 10% of the resistance of the nanopore **23**.

(48) When reducing the ratio of the fluidic resistance of the second leg **52** of the voltage divider **50** to the resistance of the first leg **51** of the voltage divider **50**, the signal to noise ratio does not scale linearly with that resistance ratio. For example, in some embodiments when the fluidic resistance of the second leg **52** of the voltage divider **50** is around 10% of the resistance of the nanopore **23**, then the signal to noise ratio is around 30% of its optimal value.

(49) FIG. 5 illustrates an example of the planar fluidic resistor portion **150** which is arranged as follows.

(50) The planar fluidic resistor portion **150** extends in a planar direction of the planar structure **10** along a tortuous path between the dielectric access hole **121** and the circuit layer access hole **111**. By providing the planar fluidic resistor portion **150** with such a planar configuration it is can be manufactured in the dielectric layer **120**. By providing the planar fluidic resistor portion **150** with a tortuous path, the planar fluidic resistor portion **150** may be provided with sufficient length while being packaged within a discrete area on the planar structure **10**, that being an approximately square area in this example within the footprint **35**.

(51) In this example, the tortuous path of the fluidic resistor portion **150** is rectilinear and

comprises plural straight legs extending back and forth. More generally, the planar fluidic resistor portion **150** could be provided with any suitable tortuous path, being any path that is not a straight line between its ends, ranging including paths that are much simpler or much more complex to that shown in FIG. 5. For example, a simple variation is for the tortuous path could comprise plural legs extending back and forth in a similar manner, but being a curved configuration, rather than being rectilinear. In other examples, the tortuous path could have some other curved shape, including a spiral shape.

(52) The geometry of the planar fluidic resistor portion **150**, in particular its path length and cross-sectional area are designed to provide the desired fluidic resistance, in conjunction with the fluid with which it is to be filled. That is, the fluidic resistance of the planar fluidic resistor portion **150** can be varied by varying its length, cross-sectional area and the ionic concentrations of the fluids therein. For example, to increase the fluidic resistance, the planar fluidic resistor portion **150** can be configured with an increased ratio of length to cross-sectional area and/or a lower ionic concentration. The passage may be provided with a lower ionic concentration than the first and/or second chambers **3**, **4**, because maintenance of a relatively high ionic concentration in the first and second chambers **3**, **4** improves the signal to noise ratio.

(53) In embodiments, the planar fluidic resistor portion **150** may have a length of at least 1 μm , at least 10 μm , at least 100 μm , or at least 1000 μm .

(54) In embodiments, the planar fluidic resistor portion **150** may have cross-section having a characteristic dimension (for example the square root of the area) that is at most 100 μm , at most 10 μm , at most 1 μm , or at most 10 nm.

(55) In general, any length and cross-section may be chosen together.

(56) In very general terms, the passage **20** could have any geometry that provides a measurable signal at the sensor electrode **24**. The measurable signal will depend on the measurement circuit, bandwidth, noise etc, but may typically be at least 1 μV , at least 10 μV , at least 100 μV , or at least 1 mV.

(57) Some methods for forming the planar structure **10** are as follows.

(58) In some of these methods, the planar fluidic resistor portions **150** are formed in the dielectric layer **120**. This permits use of various techniques suitable for processing dielectric materials, for example deposition and removal processes, thereby facilitating manufacture of the planar fluidic resistor portions **150**.

(59) Also, in some of these methods, the circuit layer **110** is formed on the semiconductor wafer **101** and the dielectric layer **120** is formed on the circuit layer **110**, and is therefore between the first chamber **3** and the semiconductor wafer **101**. This again simplifies the manufacture because the circuit layer **110** may be formed using conventional semiconductor processing techniques and then the planar fluidic resistor portions **150** is formed in the dielectric layer **120** on top. This facilitates the construction of the entire base layer **100** using similar techniques, typically as part of a common process in a semiconductor fabrication facility. It also avoids the need for a separate bonding process as would be needed the planar fluidic resistor portions **150** are formed on a substrate separate from the semiconductor wafer **101** on which the circuit layer **110** is formed.

(60) FIGS. 6a-6j show a series of views of layers being processed during a method of manufacture which is performed as follows. The base layer **100** is fabricated from a semiconductor wafer **101**, for example a single complementary metal-oxide semiconductor (CMOS) silicon wafer. FIG. 6a shows the semiconductor wafer **101** prior to the fabrication of the structure of the base layer, with deep trench isolation (DTI) and a connection in the circuit layer **110** for the sensor electrode **24**.

(61) In FIG. 6b, the metal sensor electrode **24** has been deposited. In this example, the sensor electrode **24** is a platinum electrode approximately 100 nm thick, which is deposited by sputtering, evaporation, or plating as Pt is not a standard metal in a typical CMOS foundry. Passivation of the surface and open electrode has been performed. The passivation can be plasma-enhanced chemical vapor deposition (PECVD) low stress nitride or oxynitride. A thickness of 500 nm-1 μm is

sufficient for passivation, since further passivation layers will be deposited later in the process. A circuit layer access hole **111** is formed through the circuit layer **110**, specifically through the region of the DTI, although generally the circuit layer access hole **111** may be formed in other regions of the circuit layer **110**. Typically, the circuit layer access hole **111** through the DTI is approximately 6 μm in diameter and 20 μm deep.

(62) FIG. **6c** shows that a sacrificial polymer coating has been deposited via a lithography process. The sacrificial polymer can be polyimide or any other compatible polymer. The sacrificial polymer coating is formed in the shape of the channels of the planar fluidic resistor **15** portion **150** and also fills the circuit layer access hole **111**. The thickness of the sacrificial polymer defines the thickness of the planar fluidic resistor portion **150**, which in this example is approximately 300 nm. The width in the plane of the channels making up the tortuous path of the planar fluidic resistor portion **150** will be chosen by the micro-electromechanical system (MEMS) foundry. In this example, the width is approximately 1 μm . For larger structures, for example where the width in the plane of the channels is larger, supporting pillars along the tortuous path might be necessary. These can be formed by creating additional holes in the sacrificial polymer layer (not shown in FIG. **6**).

(63) In FIG. **6d**, a thin passivation layer is deposited that forms the lower portion of the dielectric layer **120**. The thin passivation layer can be the same PECVD low stress nitride or oxynitride as used previously in the process. The thin passivation layer needs to be of a minimum thickness to hold structural integrity during later stages of the manufacturing process, but also needs to be thin enough to permit the fabrication and later filling in of vias. For the above example of a 1 μm width in the plane of the channels, a thickness of 1-2 μm for the thin passivation layer is appropriate.

(64) In the step shown in FIG. **6e**, open vias **154** are formed through the thin passivation layer to provide access to the sacrificial polymer (as shown in FIG. **5**). The vias **154** expose the sides of the sacrificial polymer for the etching, dissolving or plasma ashing process to remove the sacrificial polymer. For a high aspect ratio channel such as used in the tortuous path of the planar fluidic resistor portion **150**, multiple locations along the tortuous path need to be exposed to reduce the etch aspect ratio. This can be promoted by the design of the tortuous path of the planar fluidic resistor portion **150**. FIG. **6f** shows the state following plasma ashing or etching of the sacrificial polymer.

(65) In FIG. **6g**, a thick passivation layer is deposited to fill in the vias **154** that were used to provide access to the sacrificial polymer. The thick passivation layer (also referred to as a fill-in layer) should be much thicker than the earlier thin passivation layer, but can be formed from the same PECVD low stress nitride or oxynitride material. In this example, a thickness of approximately 5 μm is used. This allows the thick passivation layer to hold the structural integrity of the planar fluidic resistor portion **150**. Following this, in FIG. **6h**, the thick passivation layer is opened above the sensor electrode **24** to form the dielectric access hole **121**.

(66) In FIG. **6i**, the semiconductor wafer **101** is ground down from below to thin it. In this example, the semiconductor wafer **101** is thinned to approximately 200-400 μm . Additionally, or alternatively, the semiconductor wafer **101** can be ground down at the beginning or middle of the process. This reduces the aspect ratio for the deep reactive ion etching (DRIE) process used to form the wafer access hole **102**. During the thinning process, the front side of the semiconductor wafer, which now holds the structures deposited in earlier steps, is protected. The wafer access hole **102** is formed by DRIE, which is stopped at the DTI that holds the circuit layer access hole **111**. Since the wafer access hole **102** is not part of the planar fluidic resistor portion **150**, its diameter can be larger than the width of the tortuous path, e.g. approximately 20 μm , and without thick dielectric. This is a relatively easy process for a 40-50 μm pitch chip.

(67) Following this step, the complete base layer **100** is formed. Following this, the rear (lower) side of the semiconductor wafer **101** is supported, and the protection/support removed from the front/upper side. The nanopore support layer **30** is then formed by further lamination and lithography on the front/upper side of the base layer **100** to create the completed planar structure

10, shown in FIG. **6j**. Final dicing can then be performed to divide the semiconductor wafer **101** as appropriate.

(68) This invention has the advantage that the base layer **100** can be manufactured using a single conventional semiconductor wafer (such as bulk CMOS). This includes fabrication of the planar fluidic resistor portion **150** with sacrificial polymer channels deposited directly on top of the semiconductor wafer. The method further uses DTI to separate the circuit layer **110** from the wafer access hole **102**, and the wafer access holes **102** do not provide significant fluidic resistance, such that the planar fluidic resistor portion **150** can be the main determiner of the fluidic resistance in the second leg **52** of the voltage divider.

(69) The nanopore sensing device **1** shown in FIG. **2** and described above is merely an example, and various alternatives are possible. Some non-limitative examples of such alternatives will now be described.

(70) As in the example shown in FIGS. **6a-6j**, the planar fluidic resistor portion **150** is formed in the dielectric layer **120** at the interface with the circuit layer **110**, for example as shown in FIG. **6c**. Alternatively, the planar fluidic resistor portion **150** may be formed at any other depth in the dielectric layer **120**. As a first example of such an alternative, the planar fluidic resistor portion **150** may be formed in the dielectric layer **120** at a position separated from the interface with the circuit layer **110** and separated from the outer surface of the dielectric layer **120** which forms an interface with the nanopore support layer **30**. FIG. **2** schematically illustrates this example. As a second example of such an alternative, the planar fluidic resistor portion **150** may be formed in the dielectric layer **120** at the outer surface of the dielectric layer **120** which forms an interface with the nanopore support layer **30**.

(71) In the examples shown in FIG. **2** and FIGS. **6a-6j**, the circuit layer **110** is formed on the semiconductor wafer **101** and the dielectric layer **120** is formed on the circuit layer **110**, which provides the advantages described above. However, as an alternative, the dielectric layer **120** may be disposed between the circuit layer **110** and the semiconductor wafer **101**. This alternative may be manufactured using similar techniques to those described above with respect to FIG. **6aj**, except that the dielectric layer **120** is formed on the semiconductor wafer **101** before the circuit layer **110**.

(72) A silicon-on-insulator (SOI) CMOS wafer can be used in this manufacturing method with very minimal modification to the methods described above. By way of example, FIG. **7** shows a base layer **100** manufactured using an SOI semiconductor wafer **101**, which includes an insulator layer **160** (often a buried oxide) that can help to reduce parasitic resistance in the semiconductor wafer. The only requirement of the SOI wafer is that the insulator layer **160** should be thick enough to provide a reliable DRIE etch stop. A suitable example is a 1 μm buried oxide (BOX) layer. Such materials are commonly available in semiconductor manufacturing, and so these improvements can be applied directly to existing SOI CMOS wafers using existing equipment already used for prior art devices, so that the new designs can easily be implemented.

(73) Considerations about the area density of the respective sensors formed by the passages **20** and associated in the nanopore sensor device **30** will now be described.

(74) In some embodiments, the area density of the sensors may be relatively low, for example of 100 per mm^2 (corresponding to a square footprint **35** of side 100 μm). In such a case, the circuit layer access hole **111** and the wafer access hole **102** may be designed to provide a fluidic resistance that is negligible compared to the fluidic resistance of the planar fluidic resistor portion **150**.

(75) However a range of densities are possible. By way of example, in one embodiment, the area density of the sensors may be 400 per mm^2 (corresponding to a square footprint **35** of side 50 μm), in which case the length of the planar fluidic resistor portion **150** may be 250 μm and the cross-sectional area of the planar fluidic resistor portion **150** may be 0.3 μm^2 (e.g. 0.3 μm by 1 μm). In another embodiment, the area density of the sensors may be 2500 per mm^2 (corresponding to a square footprint **35** of side 20 μm), in which case the length of the planar

fluidic resistor portion **150** may be $75\text{ }\mu\text{m}$ and the cross-sectional area of the planar fluidic resistor portion **150** may be $0.09\text{ }\mu\text{m}^2$ (e.g. $0.3\text{ }\mu\text{m}$ by $0.3\text{ }\mu\text{m}$).

(76) As the area density of the sensors increases and the area of the footprint **35** decreases, it may become difficult to achieve or provide the fluidic resistance of the planar fluidic resistor portion **150** with sufficient resistance because of spatial constraints, although this depends on other factors such as the resistance of the nanopore **23**, in which case the fluidic resistance of the circuit layer access hole **111** and the wafer access hole **102** become significant in the second leg **52** of the voltage divider **50**.

(77) With the dimensions of the examples discussed herein, this may start to occur once the area density of the sensors reaches 625 per mm^2 (corresponding to a square footprint **35** of side $40\text{ }\mu\text{m}$).

(78) Typically, when the area density of the sensors approaches 10,000 per mm^2 or more (corresponding to a square footprint **35** of side $10\text{ }\mu\text{m}$ or less), then at least one of the circuit layer access hole **111** and the wafer access hole **102** may provide a fluidic resistance in addition to the fluidic resistance of the planar fluidic resistor portion **150**. The size of the layer access hole **111** and/or the wafer access hole **102** can be adjusted to provide the required fluidic resistance—if an access hole is shared between two or more sensors then the resistance is configured to be negligible.

(79) It is desirable to increase the area density of fluidic passages **20** on the semiconductor wafer. In general, there are three main limiting factors on how densely the fluidic passages can be packed: The configuration of the circuit components associated with each fluidic passage **20** in the circuit layer **110**, which must be packaged within the footprint **35**. The configuration of the planar fluidic resistor portion **150**, which must also be packaged within the footprint **35**. This problem can be mitigated by reducing the cross-sectional of the planar fluidic resistor portion **150** along its the tortuous path, thereby reducing the required length thereof. It is also possible to use a multi-layer planar fluidic resistor portions **150**, as will be discussed further below. How densely the wafer access holes **102** can be packed without affecting the mechanical integrity of the semiconductor wafer.

(80) Once the footprint of the circuit components is reduced, the limiting factor on the area density of fluidic passage **20** will shift from the circuit components to the packing of wafer access hole **102**. With the dimensions of the examples discussed herein, this will start to occur once the pitch of the circuit components in the circuit layer **110** reduces significantly below $40\text{ }\mu\text{m}$. It is also difficult to reduce the diameter of the wafer access holes **102** while still maintaining a reliable manufacturing method with a sufficiently thick wafer (e.g. $300\text{ }\mu\text{m}$). However, the layout of the circuit components and fluidic passage **20** can be re-designed to bundle multiple fluidic passage **20** to one shared access hole. Either or both of the wafer access hole **102** and circuit layer access hole **111** may be shared. This design not only allows a further increase in the area density of fluidic passages **20** (e.g. beyond a $40\text{ }\mu\text{m}$ pitch in the examples herein), but also provides a chance to reduce the wafer access hole **102** aspect ratio requirement. Reducing the aspect ratio is advantageous when the wafer access holes **102** are manufactured using DRIE.

(81) FIGS. **8a** and **8b** show two examples of base layers **100** where each access hole is shared by plural passages by being fluidically connected in common to plural planar fluidic resistor portions **150**. FIG. **8a** shows an example in which a single wafer access hole **102** is shared between two fluidic passages **20**. FIG. **8b** shows an example in which two neighbouring fluidic passages **20** share both a wafer access hole **102**, and a circuit layer access hole **111**. Although FIGS. **8a** and **8b** show two fluidic passages **20** sharing the circuit layer access hole **111** and/or the wafer access hole **102**, in other embodiments more than two fluidic passages **20** may share access hole, for example three or four fluidic passages. This design can also be incorporated into the example of FIG. **7** using an SOI CMOS wafer. When a common wafer access hole **102** and/or a common circuit layer access hole **111** are implemented, their resistance can be negligible compared to the total resistance

of a passage **20** to inhibit cross talk between nanopores **23** sharing a part of the passage **20** in common. The common part of the passage preferably has negligible resistance.

(82) The cross-section of a common wafer access hole **102** can have a dimension (for example the square root of the area) that is greater than the maximum dimension (for example the square root of the area) of the sensor footprint.

(83) In these examples, the dielectric layer **120** is between the first chamber **3** and the substrate. As an alternative the dielectric layer **120** could be between the semiconductor wafer **101** and the second chamber **4**. For example, the dielectric layer **120** could be on the opposite side of the semiconductor wafer **101** from the circuit layer **110**. Alternatively, the circuit layer **110** could be also formed on opposite side of the semiconductor wafer **101** to the first chamber **3**, with the dielectric layer **120** formed thereon. Although this is possible, it is not preferred because it includes the capacitance of the access holes into the voltage divider thus lowered the bandwidth.

(84) The area density of fluidic passages **20** may be further increased by using a multi-layer planar fluidic resistor portion **150**. FIG. **9** shows a top-down view of such a multi-layer planar fluidic resistor portion **150**. In this example, the planar fluidic resistor portion **150** comprises sections **151**, **152** each extending in the planar direction of the planar structure **10** but at different depths within the planar structure **10**. The dielectric access hole **121** is connected to the first section **152** of the planar fluidic resistor portion **150**, on top of the sensor electrode **24**. In this example, the first section **152** is on top of the second section **151** (i.e. between the second section and the first chamber **3**). However this is not essential, and the first section **152** could instead be below the second section **151** (i.e. between the second section **151** and the semiconductor wafer **101**). The second section **151** is connected to the circuit layer access hole **111** and thereby to the wafer access hole **102**. The first and second sections **152**, **151** are connected together with a via **153**. Vias **154** are provided adjacent parts of the passage **20** and are used for the plasma ashing process that is used to etch away the sacrificial polymer during manufacture. These vias **154** are optional, they are used to reduce the aspect ratio the ashing process has to reach inside the fluidic channel. These vias **154** are filled by the thick passivation layer following removal of the sacrificial polymer.

(85) FIGS. **10a-10m** shows a series of views of layers being processed during a method of manufacture to form a multi-layer planar fluidic resistor portion **150**, which is performed as follows. FIGS. **10a** to **10d** show the same steps as performed in FIGS. **6a** to **6d**. Following these steps, sacrificial polymer has been deposited in the shape of the second section **151** of the planar fluidic resistor portion **150**, and a thin passivation layer deposited on top.

(86) In FIG. **10e**, the via **153** is formed in the thin passivation layer, along with a further part of the dielectric access hole **121**. In FIG. **10f**, further sacrificial polymer is deposited in the form of the first section **152** of the planar fluidic resistor portion **150** and the dielectric access hole **121**.

(87) In FIG. **10h**, a further thin passivation layer is deposited, and in FIG. **10i**, vias are formed through the further thin passivation layer and through both passivation layers to expose the sacrificial polymer in both the first and second section **152**, **151** of the planar fluidic resistor portion **150**, and the dielectric access hole **121**. The vias expose the sides of the sacrificial polymer for the etching or plasma ashing process to remove the sacrificial polymer. FIG. **10j** shows the state following the etching or plasma ashing of the sacrificial polymer.

(88) The steps shown in FIGS. **10k** to **10m** are the same as those shown in FIGS. **6h** to **6j**, namely depositing the thick passivation layer, opening the thick passivation layer above the sensor electrode **24**, and forming the wafer access hole **102**.

(89) In the examples above, the substrate which supports the dielectric layer **120** in which the planar fluidic resistor portion **150** is formed is the semiconductor wafer **101**, and the planar structure **10** is formed by depositing layers directly onto the semiconductor wafer **101**. However, in some embodiments, the substrate which supports a dielectric layer in which the planar fluidic resistor portion **150** is formed may be a different component from the semiconductor wafer **101** on which the circuit layer **110** is formed. In this case, the substrate which supports the planar fluidic

resistor portion **150** and the semiconductor wafer **101** may be manufactured separately and then bonded together.

(90) An example of a method of making a base layer **100** of a planar structure **10** of this type is shown in FIGS. **11a-11e** and performed as follows. In this example, the substrate on which the planar fluidic resistor portion **150** is formed is a MEMS (micro-electromechanical system) wafer **170**. The MEMS wafer **170** has the advantage of being able to withstand a high temperature thermal oxide process used for forming the planar fluidic resistor portion **150** and allows conventional MEMS processes to be used. The MEMS wafer **170** may be made of any suitable material, for example quartz, silicon oxide, glass, aluminium oxide or sapphire. In principle, the MEMS wafer **170** could be replaced by a substrate made from any other material suitable for supporting the dielectric layer **172** described below, for example being a semiconductor wafer.

(91) As shown in FIG. **11a**, the MEMS wafer **170** is provided and a MEMS wafer access hole **171** is formed extending therethrough by DRIE.

(92) FIG. **11b** shows the formation of a dielectric layer **172** on the surface of the MEMS wafer **170** by thermal oxidation. Typically, the dielectric layer **172** may have thickness of order 2 μm or more. Thus, in this example, the dielectric layer **172** is an oxide of the material of the MEMS wafer **170**.

(93) FIG. **11c** shows the formation of the planar fluidic resistor portion **150** in the dielectric layer **172** by etching using a lithographic process. The planar fluidic resistor portion **150** may have a form as described above.

(94) In FIG. **11d**, the base layer **100** is formed by bonding the MEMS wafer **170** shown in FIG. **11c** to a semiconductor wafer **101** supporting a circuit layer **110**. The semiconductor wafer **101** has the same construction as described above except that the dielectric layer **120** is not provided and the semiconductor wafer **101** is upside down in FIG. **11d** compared to the previous figures. As described above, the circuit layer **110** comprises circuit components connected to the sensor electrode **24**. The semiconductor wafer **101** and the circuit layer **110** are provided with access holes **102**, **111** which extend therethrough and form part of the passages **20**. In this example, the semiconductor wafer **101** is an SOI CMOS wafer including an insulator layer **170**, similar to that shown in FIG. **7**, and the handle layer is removed after bonding.

(95) Similarly, the semiconductor wafer **101** and circuit layer **110** may be manufactured using the same processes as described above.

(96) The MEMS wafer **170** shown in FIG. **11c** is bonded to the semiconductor wafer **101** by bonding the outer surface of the dielectric layer **172** in which the planar fluidic resistor portion **150** is formed to the outer surface of the circuit layer **110**. As a result, the MEMS wafer **170**, which forms the substrate in this example, is bonded to the semiconductor wafer **101** between the semiconductor wafer **101** and the second chamber **4**.

(97) As in the above examples, the nanopore support layer **30** is fixed to the base layer **100** shown in FIG. **11d**, for example by forming the nanopore support layer **30** separately and bonding it to the base layer **100**, or forming the nanopore support layer **30** directly on the base layer **100**.

(98) This bonded two wafer route for fabrication, with separate wafers used to form the planar fluidic resistor portion **150** and the circuit components has the advantage that the processing for forming each structure can be optimised more easily when performed separately. For example, the semiconductor wafer **101** can be thinned down prior to forming the wafer access holes **102** more easily without the layers forming the planar fluidic resistor portion **150** thereon. This may be advantageous in some situations. However, the two-wafer process adds considerable complexity, since two entirely separate fabrication processes must be carried out, and an additional joining step performed. The processes used to process the SOI CMOS also creates limitations on circuit design and foundry choices. This is likely to increase the cost of manufacture compared to forming all of the planar structure **10** in a single, albeit longer, process. Therefore, the single wafer method is likely to be preferred in many situations.

(99) Although various methods for manufacturing the planar structure have been discussed above,

the planar structure is not limited to these methods, and may be formed by any other suitable method.

(100) In the examples above, the planar fluidic resistor portion **150** is formed in a dielectric layer, for example the dielectric layer **120** supported by the semiconductor wafer **101** in FIG. 2 or the dielectric layer **172** supported by the MEMS wafer **170** in FIGS. 11a-11d. As an alternative, the planar fluidic resistor portion **150** may be formed in the nanopore support layer **30**. This provides the advantage that the planar fluidic resistor portion **150** may be manufactured using the same processes used to manufacture the structure of nanopore support layer **30**. In the following method, the planar fluidic resistor portion **150** follows a tortuous path that may be the same as that shown in FIG. 5, albeit that it is formed in the nanopore support layer **30**.

(101) An example of a method of making a planar structure **10** of this type is shown in FIGS. 12a-12f and performed as follows.

(102) FIGS. 11a and 12b are in general terms the same as the steps described above with respect to FIGS. 6a and 6b.

(103) After these steps, the semiconductor wafer **101** (which forms the substrate of the planar structure **10**) and circuit layer **110** are present, with the sensor electrode **24** deposited. A passivation layer has been deposited, and the circuit layer access hole **111** opened through the passivation layer and circuit layer **110**. FIG. 12c shows the formation of the wafer access hole **102** prior to formation of the planar fluidic resistor portion **150**. This is in contrast to the method of FIG. 6, where the wafer access hole **102** is only formed in the penultimate step after the formation of the planar fluidic resistor portion **150**. Alternatively, the wafer access hole **102** can be formed after the nanopore support layer **30** has been formed.

(104) FIG. 12d shows a sacrificial polymer layer **180** deposited in the shape of the planar fluidic resistor portion **150** on top of the dielectric layer **110**. This is similar to the step shown in FIG. 6c. The sacrificial polymer layer **180** may comprise photoresist, which can be deposited by spin coating and/or lamination, and subsequently patterned into the shape of the planar fluidic resistor portion **150**. The patterning of the photoresist may, for example, comprise exposure using a mask and subsequent development.

(105) As shown in FIG. 12e, a photoresist layer **181** is then deposited onto the base layer **100**, covering the sacrificial polymer layer **180**. The photoresist layer **181** is used to form the nanopore support structure **30**. The photoresist layer **181** is exposed to light and developed so as to form the wall layer **32** comprising walls **33** that define the wells **31**.

(106) As shown in FIG. 12f, the photoresist layer **181** is then developed, and the sacrificial polymer layer **180** is also removed to form the planar fluidic resistor portion **150**.

(107) Following these steps, and similarly to the embodiments described above, the planar structure comprises the substrate, which in this example comprises a semiconductor wafer **101**, the circuit layer **110** supported by the semiconductor wafer **101**, the circuit layer comprising circuit components connected to the sensor electrode, and the nanopore support layer **30** that is **30** configured to support the nanopores **23** in the membranes **22** extending across the passages **20**. However, in contrast to the embodiments above, the planar fluidic resistor portions **150** are formed in the nanopore support layer **30**.

(108) As shown in FIG. 12f, the nanopore support layer **30** is provided with wells **31**. When the planar structure **10** is integrated into the nanopore sensing device **1**, the wells **31** open into the first chamber **3**. The wells **31** form part of the passages **20** and are configured to support the nanopores **23** in the membranes **22** extending across the wells **31**.

(109) In the nanopore sensing device **1**, the first and second chambers **3**, **4** are on opposite sides of the planar structure **10**. The passages **20** extend through the planar structure **10** and the substrate (in this case the semiconductor wafer **101**) is provided with access holes **102** which extend therethrough and form part of the passages **20**.

(110) As illustrated in FIG. 8, in some embodiments, each access hole **102** is shared by plural

increased ion depletion during translocation and measurement of a species such as DNA through a nanopore. This results in a change in the fluidic and nanopore resistance, eventually leading to a reduction of the voltage signal. Thus a nanopore resistance of greater than 50% of the total resistance is preferred. A nanopore resistance of ~90% will cause ~20 mV voltage drop, which is considered an acceptable upper bound for the voltage drop while allowing the generation of enough voltage signal on the sensing electrode.

(119) As the density area density of the array increased beyond a certain number of sensors per mm.^{sup.2}, such as densities above 10000 per mm.^{sup.2} and at densities of 25000 per mm.^{sup.2} and above the resistance of the fluidic passage is distributed between planar fluidic resistance portions and access hole portions, along its length. It is to be noted that at high densities the wafer access hole can be common to two or more sensors, and when this occurs the resistance of a common access hole is preferably negligible to inhibit detectable cross talk between nanopore sensors that share the same wafer access hole.

(120) The nanopore sensing device **1** shown in FIGS. **1** and **2** is filled with fluid and the membranes **22** are shown extending across the respective passages **20** and the nanopores **23** inserted in the membranes **22**, but some types of nanopore sensing device **1** may be provided without the membranes **22** and nanopores **23**. In that case, the end user of the nanopore sensing device **1** carries out the steps to form the membranes **22** and cause the nanopores **23** to insert therein.

(121) WO 2020/183172 discloses various nanopore sensing devices, and the structures and methods disclosed in WO 2020/183172 may be also applied to the present disclosure. WO 2020/183172 is incorporated by reference herein in its entirety.

(122) Examples of the membranes **22** and the nanopores **23** are as follows.

(123) In one type of nanopore sensing device **1**, the nanopores **23** are biological nanopores and the membranes **22** are capable of having the biological nanopores **23** inserted therein. In another type of nanopore sensing device **1**, the membranes **22** are solid state layers and the nanopores **23** are formed therein either as apertures or as biological nanopores.

(124) The membrane **22** may be an amphiphilic layer, that is a layer formed from amphiphilic molecules, such as phospholipids, which have both hydrophilic and lipophilic properties. The amphiphilic molecules may be synthetic or naturally occurring. Non-naturally occurring amphiphiles and amphiphiles which form a monolayer are known in the art and include, for example, block copolymers (Gonzalez-Perez et al., Langmuir, 2009, 25, 10447-10450). The membrane **22** may be a triblock or diblock copolymer membrane.

(125) Membranes **22** formed from block copolymers hold several advantages over biological lipid membranes. Because the triblock copolymer is synthesized, the exact construction can be carefully controlled to provide the correct chain lengths and properties required to form membranes and to interact with pores and other proteins.

(126) The membrane **22** can be one of the membranes disclosed in WO2014/064443 or WO2014/064444, hereby incorporated by reference in their entirety. These documents also disclose suitable polymers.

(127) The amphiphilic molecules may be chemically modified or functionalized to facilitate coupling of the polynucleotide.

(128) The amphiphilic layer may be a monolayer or a bilayer.

(129) The membrane **22** may be a lipid bilayer. Suitable lipid bilayers are disclosed in WO2008/102121, WO2009/077734 and WO2006/100484, hereby incorporated by reference in their entirety. Methods for forming lipid bilayers are known in the art. Lipid bilayers are commonly formed by the method of Montal and Mueller (Proc. Natl. Acad. Sci. USA., 1972; 69: 3561-3566).

(130) The membrane **22** may be a solid-state layer. Suitable state layers can be formed from both organic and inorganic materials including, but not limited to, microelectronic materials, insulating materials such as Si._{sub.3}N._{sub.4}, Al._{sub.2}O._{sub.3}, and SiO, organic and inorganic polymers such

as polyamide, plastics such as Teflon® or elastomers such as two-component addition-cure silicone rubber, and glasses. The solid-state layer may be formed from graphene. Suitable graphene layers are disclosed in WO2009/035647, hereby incorporated by reference in its entirety. Yusko et al., Nature Nanotechnology, 2011; 6: 253-260 and US Patent Application No. 2013/0048499, hereby incorporated by reference in their entirety, describe the delivery of proteins to transmembrane pores in solid state layers without the use of microparticles.

(131) The nanopore **23** may be any transmembrane pore. The nanopore **23** may be biological or artificial. Suitable nanopores **23** include, but are not limited to, protein pores, polynucleotide pores and solid-state pores. The nanopore **23** may be a DNA origami pore (Langecker et al., Science, 2012; 338: 932-936).

(132) The transmembrane protein pore may comprise a barrel or channel through which the ions may flow. The barrel or channel of the transmembrane protein pore typically comprises amino acids that facilitate interaction with nucleotides, polynucleotides or nucleic acids.

(133) Transmembrane protein pores for use in accordance with the invention can be derived from β -barrel pores or α -helix bundle pores. The transmembrane pore may be derived from or based on, for example, Msp, α -hemolysin (α -HL), lysenin, CsgG, ClyA, Sp1 and hemolytic protein fragaceatoxin C (FraC). The transmembrane protein pore can be derived from CsgG. Suitable pores derived from CsgG are disclosed in WO 2016/034591. The transmembrane pore may be derived from lysenin. Suitable pores derived from lysenin are disclosed in WO 2013/153359.

(134) The analytes (including, e.g., proteins, peptides, small molecules, polypeptide, polynucleotides) may be present in an analyte. The analyte may be any suitable sample. The analyte may be a biological sample. Any embodiment of the methods described herein may be carried out in vitro on an analyte obtained from or extracted from any organism or microorganism. The organism or microorganism is typically archaean, prokaryotic or eukaryotic and typically belongs to one of the five kingdoms: plantae, animalia, fungi, monera and protista. In some embodiments, the methods of various aspects described herein may be carried out in vitro on an analyte obtained from or extracted from any virus.

(135) The analyte can be a fluid sample. The analyte can comprise a body fluid. The body fluid may be obtained from a human or animal. The human or animal may have, be suspected of having or be at risk of a disease. The analyte may be urine, lymph, saliva, mucus, seminal fluid or amniotic fluid, but can be whole blood, plasma or serum. Typically, the analyte is human in origin, but alternatively it may be from another mammal such as from commercially farmed animals such as horses, cattle, sheep or pigs or may alternatively be pets such as cats or dogs. Alternatively, an analyte can be of plant origin.

(136) The analyte may be a non-biological sample. The non-biological sample can be a fluid sample. An ionic salt such as potassium chloride may be added to the sample to effect ion flow through the nanopore.

(137) The polynucleotide may be single stranded or double stranded. At least a portion of the polynucleotide may be double stranded.

(138) The polynucleotide can be a nucleic acid, such as deoxyribonucleic acid (DNA) or ribonucleic acid (RNA). The polynucleotide can comprise one strand of RNA hybridised to one strand of DNA. The polynucleotide may be any synthetic nucleic acid known in the art. The polynucleotide can be naturally occurring or artificial.

(139) The method may involve measuring two, three, four or five or more characteristics of a polynucleotide. The one or more characteristics can be selected from (i) the length of the polynucleotide, (ii) the identity of the polynucleotide, (iii) the sequence of the polynucleotide, (iv) the secondary structure of the polynucleotide and (v) whether or not the polynucleotide is modified.

(140) For (iii), the sequence of the polynucleotide can be determined as described previously. Suitable sequencing methods, particularly those using electrical measurements, are described in Stoddart D et al., Proc Natl Acad Sci, 12; 106(19):7702-7, Lieberman K R et al, J Am Chem Soc.

(141) The secondary structure may be measured in a variety of ways. For instance, if the method involves an electrical measurement, the secondary structure may be measured using a change in dwell time or a change in ion current flowing through the pore. This allows regions of single-stranded and double-stranded polynucleotide to be distinguished.

(142) The presence or absence of any modification may be measured. The method can comprises determining whether or not the polynucleotide is modified by methylation, by oxidation, by damage, with one or more proteins or with one or more labels, tags or spacers. Specific modifications will result in specific interactions with the pore which can be measured using the methods described below.

(143) In some embodiments of various aspects described herein, the method may involve further characterizing the target polynucleotide. As the target polynucleotide is contacted with the pore, one or more measurements which are indicative of one or more characteristics of the target polynucleotide are taken as the polynucleotide moves with respect to the pore.

(144) The method may involve determining whether or not the polynucleotide is modified. The presence or absence of any modification may be measured. The method can comprises determining whether or not the polynucleotide is modified by methylation, by oxidation, by damage, with one or more proteins or with one or more labels, tags or spacers.

(145) Also provided is an apparatus for characterising a target analyte, such as a target polynucleotide. The apparatus comprises a plurality of the pores as disclosed herein and a plurality of membranes. The plurality of pores can be present in the plurality of membranes. The number of pores and membranes can be equal. A single pore can be present in each membrane.

(146) The apparatus for characterising target analytes, may comprise or an array of pores as disclosed herein, in a plurality of membranes.

(147) The apparatus can further comprise instructions for carrying out the method. The apparatus may be any conventional apparatus for analyte analysis, such as an array or a chip. Any of the embodiments discussed above with reference to the methods are equally applicable to the apparatus of the invention.

(148) The apparatus can be set up to carry out a method as disclosed herein.

(149) The apparatus can comprise: a nanopore sensor device **1** that is capable of supporting the plurality of pores and membranes and being operable to perform analyte characterisation using the pores and membranes; and at least one port for delivery of the material for performing the characterisation.

(150) Alternatively, the apparatus can comprise: a nanopore sensor device **1** that is capable of supporting the plurality of pores and membranes being operable to perform analyte characterisation using the pores and membranes; and at least one reservoir for holding material for performing the characterisation.

(151) The apparatus can comprise: a sensor device that is capable of supporting the membrane and plurality of pores and membranes and being operable to perform analyte characterising using the pores and membranes; at least one reservoir for holding material for performing the characterising; a fluidics system configured to controllably supply material from the at least one reservoir to the sensor device; and one or more containers for receiving respective samples, the fluidics system being configured to supply the analytes selectively from one or more containers to the sensor device.

(152) The apparatus may be any of those described in WO 2009/077734, WO 2010/122293, WO 2011/067559 or WO 00/28312, modified to include the nanopore sensing device **1** disclosed herein.

(153) Control of the movement of an analyte with respect to the nanopore e.g. speed of translocation, rejection of the analyte etc, can be managed by the systems and methods disclosed in WO2016/059427. Rejection of an analyte by the nanopore sensor can comprise ejection of the analyte from the nanopore.

(154) The features in description above and drawings are interchangeable and compatible in light of the teaching herein. The present invention has been described above purely by way of example, and modifications can be made within the spirit and scope of the invention, which extends to equivalents of the features described and combinations of one or more features described herein. The invention also consists in any individual features described or implicit herein.

Claims

1. A nanopore sensing device comprising: first and second chambers; a planar structure provided with plural fluidic passages extending between the first and second chambers, the planar structure being configured to support nanopores in membranes across respective passages; and sensor electrodes arranged to sense a fluidic electrical potential in respective passages between the nanopores and the second chamber, wherein the passages comprise planar fluidic resistor portions between the sensor electrode and the second chamber, the planar fluidic resistor portions extending in a planar direction of the planar structure and being configured to form a fluidic resistor; and wherein the resistance of each nanopore is greater than 50% of the total resistance of the corresponding passage.
2. A nanopore sensing device according to claim 1, wherein the planar structure comprises: a nanopore support layer that is configured to support the nanopores in the membranes extending across the passages; and a further layer, the planar fluidic resistor portions being formed in the further layer.
3. A nanopore sensing device according to claim 2, wherein the nanopore support layer is provided with wells opening into the first chamber, the wells forming part of the passages and being configured to support said nanopores in said membranes extending across the wells.
4. A nanopore sensing device according to claim 2, wherein the further layer is a dielectric layer.
5. A nanopore sensing device according to claim 2, wherein the planar structure further comprises a substrate, the further layer being supported by the substrate.
6. A nanopore sensing device according to claim 5, wherein the first and second chambers are on opposite sides of the planar structure, the passages extend through the planar structure and the substrate is provided with access holes which extend therethrough and form part of the passages.
7. A nanopore sensing device according to claim 1, wherein the first and second chambers are on opposite sides of the planar structure, the passages extending through the planar structure, and the planar structure comprises: a substrate; and a further layer, the further layer being supported by the substrate, wherein the planar fluidic resistor portions are formed in the further layer, and the substrate is provided with access holes extending therethrough, the access holes forming part of the passages.
8. A nanopore sensing device according to claim 7, wherein the planar structure further comprises a nanopore support layer that is configured to support the nanopores in the membranes extending across the passages.
9. A nanopore sensing device according to claim 8, wherein the nanopore support layer is provided with wells opening into the first chamber, the wells forming part of the passages and being configured to support the nanopores in the membranes extending across the wells.
10. A nanopore sensing device according to claim 7, wherein the further layer is a dielectric layer.
11. A nanopore sensing device according to claim 6, wherein the further layer is between the first chamber and the substrate.
12. A nanopore sensing device according to claim 6, wherein each access hole is shared by plural passages by being fluidically connected in common to plural planar fluidic resistor portions.
13. A nanopore sensing device according to claim 5, wherein the substrate is a semiconductor wafer.
14. A nanopore sensing device according to claim 13, wherein the planar structure further

comprises a circuit layer supported by the semiconductor wafer, the circuit layer comprising circuit components connected to the sensor electrode.

15. A nanopore sensing device according to claim 14, wherein the circuit layer is formed on the semiconductor wafer and the dielectric layer is formed on the circuit layer.

16. A nanopore sensing device according to claim 6, wherein the planar structure further comprises a semiconductor wafer having a circuit layer supported thereby, the circuit layer comprising circuit components connected to the sensor electrode, the semiconductor wafer and the circuit layer is provided with access holes which extend therethrough and form part of the passages, and the substrate is bonded to the semiconductor wafer between the semiconductor wafer and the second chamber.

17. A nanopore sensing device according to claim 1, wherein the planar structure comprises: a substrate; a circuit layer supported by the substrate, the circuit layer comprising circuit components connected to the sensor electrode; and a nanopore support layer that is configured to support the nanopores in the membranes extending across the passages, the planar fluidic resistor portions being formed in the nanopore support layer.

18. A nanopore sensing device according to claim 17, wherein the nanopore support layer is provided with wells opening into the first chamber, the wells forming part of the passages and being configured to support said nanopores in said membranes extending across the wells.

19. A nanopore sensing device according to claim 17, wherein the first and second chambers are on opposite sides of the planar structure, the passages extend through the planar structure and the substrate is provided with access holes which extend therethrough and form part of the passages.

20. A nanopore sensing device according to claim 19, wherein each access hole is shared by plural passages by being fluidically connected in common to plural planar fluidic resistor portions.

21. A nanopore sensing device according to claim 17, wherein the substrate is a semiconductor wafer.

22. A nanopore sensing device according to claim 1, wherein the planar fluidic resistor portion extends along a tortuous path.

23. A nanopore sensing device according to claim 1, wherein the nanopores are biological nanopores and the membranes are capable of having the biological nanopores inserted therein.

24. A nanopore sensing device according to claim 23, wherein the planar structure further comprises the membranes extending across the respective passages and optionally also the biological nanopores inserted in the membranes.

25. A nanopore sensing device according to claim 1, wherein the membranes are solid state membranes, the planar structure further comprises the solid-state membranes and the nanopores are formed therein.

26. A nanopore sensing device according to claim 1, wherein the planar fluidic resistor portion comprises sections each extending in the planar direction of the planar structure but at different depths within the planar structure.

27. A nanopore sensing device according to claim 1, wherein the passages comprise wells opening into the first chamber, the planar structure being configured to support the nanopores in membranes extending across the wells.

28. A nanopore sensing device according to claim 1, wherein the first and second chambers are on opposite sides of the planar structure and the passages extend through the planar structure.

29. A nanopore sensing device according to claim 1, further comprising drive electrodes in the first and second chambers.

30. A nanopore sensing device according to claim 1, wherein the resistance of each nanopore is 90% of the total resistance of the corresponding passage.
