



US 20250279718A1

(19) **United States**

(12) **Patent Application Publication**
LONG et al.

(10) **Pub. No.: US 2025/0279718 A1**

(43) **Pub. Date: Sep. 4, 2025**

(54) **CURRENT SAMPLING METHOD AND
DEVICE FOR PFC CIRCUIT, AIR
CONDITIONER, AND
COMPUTER-READABLE STORAGE
MEDIUM**

(71) Applicant: **GD MIDEA AIR-CONDITIONING
EQUIPMENT CO., LTD.**, Foshan
(CN)

(72) Inventors: **Pengji LONG**, Foshan (CN); **Zhiguo
SHANG**, Foshan (CN); **Mingming
WANG**, Foshan (CN); **Xinxin XU**,
Foshan (CN)

(73) Assignee: **GD MIDEA AIR-CONDITIONING
EQUIPMENT CO., LTD.**, Foshan
(CN)

(21) Appl. No.: **19/213,342**

(22) Filed: **May 20, 2025**

Related U.S. Application Data

(63) Continuation of application No. PCT/CN2023/
085159, filed on Mar. 30, 2023.

(30) **Foreign Application Priority Data**

Nov. 22, 2022 (CN) 202211466215.3

Publication Classification

(51) **Int. Cl.**

H02M 1/42 (2007.01)

H02M 7/155 (2006.01)


(52) **U.S. Cl.**

CPC **H02M 1/4208** (2013.01); **H02M 7/155**
(2013.01)

(57)

ABSTRACT

A current sampling method and apparatus for a PFC circuit, an air conditioner, and a computer-readable storage medium are provided. The method includes: outputting a turn-on signal to a switching device; acquiring a first duration of the turn-on signal, and according to the first duration, determining a theoretical sampling time point for sampling a PFC circuit; according to the theoretical sampling time point, acquiring a second duration within which the switching device is turned on; according to the first duration and the second duration, determining a compensation duration for performing current sampling on the PFC circuit; and adjusting the theoretical sampling time point according to the compensation duration to obtain a target sampling time point, and performing current sampling on the PFC circuit according to the target sampling time point.






FIG. 1




FIG. 2




FIG. 3




FIG. 4




FIG. 5




FIG. 6




FIG. 7




FIG. 8




FIG. 9




FIG. 10




FIG. 11




FIG. 12

**CURRENT SAMPLING METHOD AND
DEVICE FOR PFC CIRCUIT, AIR
CONDITIONER, AND
COMPUTER-READABLE STORAGE
MEDIUM**

**CROSS-REFERENCE TO RELATED
APPLICATIONS**

[0001] This application is a continuation application of International Application No. PCT/CN2023/085159 filed on Mar. 30, 2023, which claims the priority to and benefits of Chinese Patent Application No. 202211466215.3 filed on Nov. 22, 2022, entitled “CURRENT SAMPLING METHOD AND DEVICE FOR PFC CIRCUIT, AIR CONDITIONER, AND STORAGE MEDIUM”, the entire disclosure of each of which is incorporated herein by reference for all purposes. No new matter has been introduced.

FIELD

[0002] The present disclosure relates to the field of electronic control technology, and in particular, to a current sampling method and device for a PFC circuit, an air conditioner, and a computer-readable storage medium.

BACKGROUND

[0003] In the related art, in a power factor correction (PFC) circuit, due to an internal resistance of a switching component, there is a delay in a turn-on signal passing through the switching component, resulting in a delay in the turn-on of the switching component. The delayed turn-on of the switching component will cause an actual sampled current to be smaller than a theoretical sampled current, leading to an error in the sampled current.

SUMMARY

[0004] The present disclosure aims to at least partially solve one of the technical problems existing in the prior art. In view of this and others, the present disclosure proposes a current sampling method and device for a PFC circuit, an air conditioner, and a computer-readable storage medium, which individually or collectively ensure that an actual sampled current is consistent with an expected sampled current, thereby enhancing the accuracy of the sampled current.

[0005] An embodiment in accordance with a first aspect of the present disclosure provides a current sampling method for a PFC circuit including a switching component, and the method includes:

- [0006]** outputting a turn-on signal to the switching component;
- [0007]** acquiring a first duration of the turn-on signal and determining, based on the first duration, a theoretical sampling time point for performing sampling on the PFC circuit;
- [0008]** acquiring, based on the theoretical sampling time point, a second duration during which the switching component is turned on;
- [0009]** determining, based on the first duration and the second duration, a compensation duration for performing current sampling on the PFC circuit; and
- [0010]** adjusting the theoretical sampling time point based on the compensation duration to obtain a target

sampling time point, and performing current sampling on the PFC circuit based on the target sampling time point.

[0011] The current sampling method for the PFC circuit according to this embodiment of the first aspect of the present disclosure has at least the following beneficial effects. By outputting the turn-on signal to the switching component, the switching component can be turned on, thereby allowing the acquisition of the first duration of the turn-on signal. Based on this first duration, the theoretical sampling time point for performing sampling on the PFC circuit can be determined. In addition, the second duration during which the switching component is turned on can be acquired based on the theoretical sampling time point. Subsequently, based on the first duration and the second duration, the compensation duration for performing current sampling on the PFC circuit can be determined. Furthermore, by adjusting the theoretical sampling time point based on the compensation duration, the delay of the turn-on signal passing through the switching component can be compensated, ensuring the consistency between the theoretical sampling time point and the actual sampling time point. Finally, current sampling on the PFC circuit can be performed based on the target sampling time point obtained by adjusting the theoretical sampling time point, ensuring that the actual sampled current is consistent with the expected sampled current, thereby enhancing the accuracy of the sampled current.

[0012] In the current sampling method for the PFC circuit, the PFC circuit further includes an inductor component configured to control charging and discharging of the inductor component, and acquiring, based on the theoretical sampling time point, a second duration during which the switching component is turned on includes:

- [0013]** acquiring an accumulated charging duration of the inductor component after the theoretical sampling time point is reached; and
- [0014]** defining the charging duration as the second duration during which the switching component is turned on.

[0015] By acquiring the accumulated charging duration of the inductor component after reaching the theoretical sampling time point, and defining this charging duration as the second duration during which the switching component is turned on, the compensation duration for performing current sampling on the PFC circuit can be determined based on this second duration. This allows for compensation for the delay of the turn-on signal passing through the switching component based on the compensation duration, thereby ensuring the consistency between the theoretical sampling time point and the actual sampling time point.

[0016] In the current sampling method for the PFC circuit, acquiring an accumulated charging duration of the inductor component after reaching the theoretical sampling time point includes:

- [0017]** performing current sampling on the PFC circuit at the theoretical sampling time point to obtain a first sampled current;
- [0018]** acquiring both an induced voltage value and an inductance value of the inductor component at the theoretical sampling time point; and
- [0019]** obtaining the accumulated charging duration of the inductor component after the theoretical sampling

time point is reached based on the induced voltage value, the inductance value, and the first sampled current.

[0020] By acquiring the induced voltage value and inductance value of the inductor component at the theoretical sampling time point, and by determining the accumulated charging duration of the inductor component after the theoretical sampling time point is reached based on the induced voltage value, inductance value, and first sampled current, the compensation duration for performing current sampling on the PFC circuit can be determined. This allows for compensation for the delay of the turn-on signal passing through the switching component, ensuring the consistency between the theoretical sampling time point and the actual sampling time point, thereby improving the accuracy of the sampled current in the PFC circuit.

[0021] In the current sampling method for the PFC circuit, the PFC circuit further includes an inductor component configured to control charging and discharging of the inductor component, and acquiring, based on the theoretical sampling time point, a second duration during which the switching component is turned on includes:

[0022] acquiring a rated voltage value of the inductor component after the inductor component is charged for the first duration;

[0023] determining a third duration required by the inductor component to be charged until a voltage value across the inductor component is equal to the rated voltage value after the turn-on signal is output to the switching component; and

[0024] defining the third duration as the second duration during which the switching component is turned on.

[0025] By acquiring the rated voltage value of the inductor component after the inductor component is charged for the first duration, and determining the third duration required by the inductor component to be charged until the voltage value across the inductor component is equal to the rated voltage value after the turn-on signal is output to the switching component, the compensation duration for performing current sampling on the PFC circuit can be determined based on the third duration as the second duration during which the switching component is turned on. This allows for compensation for the delay of the turn-on signal passing through the switching component based on the compensation duration, thereby ensuring the consistency between the theoretical sampling time point and the actual sampling time point.

[0026] In the current sampling method for the PFC circuit, determining, based on the first duration and the second duration, a compensation duration for performing current sampling on the PFC circuit includes:

[0027] obtaining a midpoint duration by taking half of the first duration, and subtracting the midpoint duration from the second duration to obtain a fourth duration; and

[0028] defining the fourth duration as the compensation duration.

[0029] By subtracting half of the first duration (namely the midpoint duration) from the second duration, the compensation duration can be obtained, allowing for compensation for the delay of the turn-on signal passing through the switching component based on the compensation duration, ensuring the consistency between the theoretical sampling

time point and the actual sampling time point, thereby improving the accuracy of the sampled current in the PFC circuit.

[0030] In the current sampling method for the PFC circuit, adjusting the theoretical sampling time point based on the compensation duration to obtain a target sampling time point includes:

[0031] obtaining the target sampling time point based on a sum of the compensation duration and the theoretical sampling time point.

[0032] By summing the compensation duration and the theoretical sampling time point, the target sampling time point can be obtained, allowing for sampling at the target sampling time point to yield a sampled current equal to the theoretical sampled current, thereby ensuring that the actual sampled current is consistent with the expected sampled current.

[0033] In the current sampling method for the PFC circuit, determining, based on the first duration, a theoretical sampling time point for performing sampling on the PFC circuit includes:

[0034] obtaining a midpoint duration by taking half of the first duration; and

[0035] determining a midpoint time point based on the midpoint duration, and defining the midpoint time point as the theoretical sampling time point for performing sampling on the PFC circuit.

[0036] By determining the midpoint time point based on half of the first duration, the theoretical sampling time point for performing sampling on the PFC circuit can be determined, facilitating the acquisition of the second duration during which the switching component is turned on based on the theoretical sampling time point. This allows for the determination of the compensation duration for performing current sampling on the PFC circuit based on the second duration, compensating for the delay of the turn-on signal passing through the switching component, ensuring the consistency between the theoretical sampling time point and the actual sampling time point, and thereby enhancing the accuracy of the sampled current.

[0037] In the current sampling method for the PFC circuit, after performing current sampling on the PFC circuit based on the target sampling time point, the method further includes:

[0038] acquiring a second sampled current obtained by performing current sampling on the PFC circuit at the target sampling time point; and

[0039] acquiring a bus voltage of the PFC circuit, and adjusting the first duration based on the second sampled current and the bus voltage.

[0040] By adjusting the theoretical sampling time point and performing current sampling on the PFC circuit based on the adjusted theoretical sampling time point, the second sampled current obtained by performing current sampling on the PFC circuit at the target sampling time point can be acquired, which means that the actual sampled current is equal to the theoretical sampled current. Then, by acquiring the bus voltage of the PFC circuit, the first duration can be adjusted based on the second sampled current and the bus voltage, ensuring that all subsequent sampled currents are consistent with the expected sampled current, thereby enhancing the accuracy of the sampled current.

[0041] An embodiment in accordance with a second aspect of the present disclosure provides a current sampling

device, which includes a memory, at least one processor, and a computer program stored in the memory and executable by the processor. The computer program, when executed by the processor, causes the processor to implement the current sampling method for the PFC circuit as described in the first aspect.

[0042] The current sampling device according to the embodiment of the second aspect of the present disclosure has at least the following beneficial effects. By outputting the turn-on signal to the switching component, the switching component can be turned on, thereby allowing the acquisition of the first duration of the turn-on signal. Based on this first duration, the theoretical sampling time point for performing sampling on the PFC circuit can be determined. Next, the second duration during which the switching component is turned on can be acquired based on the theoretical sampling time point. Then, based on the first duration and the second duration, the compensation duration for performing current sampling on the PFC circuit can be determined. Furthermore, by adjusting the theoretical sampling time point based on the compensation duration, the delay of the turn-on signal passing through the switching component can be compensated, ensuring the consistency between the theoretical sampling time point and the actual sampling time point. Finally, current sampling on the PFC circuit can be performed based on the target sampling time point obtained by adjusting the theoretical sampling time point, ensuring that the actual sampled current is consistent with the expected sampled current, thereby enhancing the accuracy of the sampled current.

[0043] An embodiment in accordance with a third aspect of the present disclosure provides an air conditioner, including the current sampling device as described in the second aspect.

[0044] The air conditioner according to the embodiment of the present disclosure has at least the following beneficial effects. By outputting the turn-on signal to the switching component, the switching component can be turned on, thereby allowing the acquisition of the first duration of the turn-on signal. Based on this first duration, the theoretical sampling time point for performing sampling on the PFC circuit can be determined. Next, the second duration during which the switching component is turned on can be acquired based on the theoretical sampling time point. Then, based on the first duration and the second duration, the compensation duration for performing current sampling on the PFC circuit can be determined. Furthermore, by adjusting the theoretical sampling time point based on the compensation duration, the delay of the turn-on signal passing through the switching component can be compensated, ensuring the consistency between the theoretical sampling time point and the actual sampling time point. Finally, current sampling on the PFC circuit can be performed based on the target sampling time point obtained by adjusting the theoretical sampling time point, ensuring that the actual sampled current is consistent with the expected sampled current, thereby enhancing the accuracy of the sampled current.

[0045] An embodiment in accordance with a fourth aspect of the present disclosure provides a computer-readable storage medium, storing computer-executable instructions configured to cause a computer to implement the current sampling method of the PFC circuit as described in the embodiment of the first aspect.

[0046] The computer-readable storage medium according to the embodiment of the present disclosure has at least the following beneficial effects. By outputting the turn-on signal to the switching component, the switching component can be turned on, thereby allowing the acquisition of the first duration of the turn-on signal. Based on this first duration, the theoretical sampling time point for performing sampling on the PFC circuit can be determined. Next, the second duration during which the switching component is turned on can be acquired based on the theoretical sampling time point. Then, based on the first duration and the second duration, the compensation duration for performing current sampling on the PFC circuit can be determined. Furthermore, by adjusting the theoretical sampling time point based on the compensation duration, the delay of the turn-on signal passing through the switching component can be compensated, ensuring the consistency between the theoretical sampling time point and the actual sampling time point. Finally, current sampling on the PFC circuit can be performed based on the target sampling time point obtained by adjusting the theoretical sampling time point, ensuring that the actual sampled current is consistent with the expected sampled current, thereby enhancing the accuracy of the sampled current.

[0047] Additional features and advantages of the present disclosure will be set forth in the subsequent description, and in part will become apparent from the description, or may be learned by practice of the present disclosure. The objectives and other advantages of the present disclosure can be realized and obtained by structures specified in the description, the claims and the accompanying drawings.

BRIEF DESCRIPTION OF DRAWINGS

[0048] The present disclosure will be further explained hereinafter with reference to the accompanying drawings and embodiments.

[0049] FIG. 1 is a schematic diagram of a PFC circuit according to an embodiment of the present disclosure;

[0050] FIG. 2 is a flowchart of a current sampling method for a PFC circuit according to an embodiment of the present disclosure;

[0051] FIG. 3 is a schematic diagram of an arrangement of current sampling points according to an embodiment of the present disclosure;

[0052] FIG. 4 is a specific flowchart of step S300 in FIG. 2;

[0053] FIG. 5 is a specific flowchart of step S310 in FIG. 4;

[0054] FIG. 6 is another specific flowchart of step S300 in FIG. 2;

[0055] FIG. 7 is a specific flowchart of step S400 in FIG. 2;

[0056] FIG. 8 is a specific flowchart of step S200 in FIG. 2;

[0057] FIG. 9 is a flowchart of a current sampling method of a PFC circuit according to another embodiment of the present disclosure;

[0058] FIG. 10 is a schematic diagram of current waveforms of sampled currents according to an embodiment of the present disclosure;

[0059] FIG. 11 is a schematic diagram of current waveforms of sampled currents according to another embodiment of the present disclosure; and

[0060] FIG. 12 is a schematic diagram of a current sampling device according to an embodiment of the present disclosure.

DETAILED DESCRIPTION

[0061] This section will describe specific embodiments of the present disclosure in detail, and preferred embodiments of the present disclosure are shown in the accompanying drawings. The accompanying drawings are used to supplement the text description of the specification with graphic illustrations, so that each technical feature and the overall technical scheme of the present disclosure can be intuitively and vividly understood. However, the accompanying drawings should not be construed as limiting the scope of protection of the present disclosure.

[0062] It should be understood that, in the description of the embodiments of the present disclosure, if “first” and “second”, etc. are referred to, it is only for the purpose of distinguishing technical features, and shall not be understood as indicating or implying relative importance or implying the number of the indicated technical features or implying the sequence of the indicated technical features. “At least one” means one or more, and “a plurality of” means two or more. The term “and/or” describes an association relationship of associated objects, and represents that there may be three kinds of relationships. It can be understood that A and/or B may represent three cases: only A exists, both A and B exist, and only B exists. A and B may be singular or plural. The character “/” generally indicates an “or” relationship between associated objects before and after the character. “At least one of” and a similar expression means any combination of the items, including a single item or any combination of a plurality of items. For example, at least one of a, b, and c may indicate: a, b, c, a and b, a and c, b and c, or a and b and c, where a, b, or c may be singular or plural.

[0063] It should also be noted that if there are directional indications in the embodiments of the present disclosure, such as up, down, left, right, front, back, etc., these directional indications are only used to explain the relative positional relationships between various components and the motion conditions in a specific posture (for example, as shown in the drawings), etc., and if the specific posture changes, the directional indications should also change accordingly. Furthermore, unless otherwise expressly specified and defined, the term “connect/couple” is to be understood broadly, which, for example, may mean a fixed or movable connection, a detachable or non-detachable connection, or an integral connection; may mean a mechanical connection or an electrical connection or communication with each other; and may mean a direct connection, or an indirect connection by means of an intermediate medium.

[0064] In the description of the embodiments of the present disclosure, the description with reference to the terms “an embodiment/implementation”, “another embodiment/implementation”, “some embodiments/implementations”, “in the above embodiment/implementation”, and the like means that specific features, structures, materials, or characteristics described in connection with the embodiment or example are included in at least two embodiments or implementations of the present disclosure. In the present disclosure, the illustrative expressions of the aforementioned terms do not necessarily refer to the same embodiment or implementation. Moreover, the specific features, structures,

materials or characteristics described can be combined in any one or more embodiments or implementations in any suitable manner.

[0065] It should be noted that the technical features involved in various embodiments of the present disclosure described below may be combined with each other as long as they do not conflict with each other.

[0066] Embodiments of the present disclosure provide a current sampling method and device for a power factor correction (PFC) circuit, an air conditioner, and a computer-readable storage medium. By outputting a turn-on signal to a switching component, the switching component can be turned on, thereby allowing the acquisition of a first duration of the turn-on signal. Based on this first duration, a theoretical sampling time point for performing sampling on the PFC circuit can be determined. Next, a second duration during which the switching component is turned on can be acquired based on the theoretical sampling time point. Then, based on the first duration and the second duration, a compensation duration for performing current sampling on the PFC circuit can be determined. Furthermore, by adjusting the theoretical sampling time point based on the compensation duration, a delay of the turn-on signal passing through the switching component can be compensated, ensuring the consistency between the theoretical sampling time point and the actual sampling time point. Finally, current sampling on the PFC circuit can be performed based on the target sampling time point obtained by adjusting the theoretical sampling time point, ensuring that the actual sampled current is consistent with the expected sampled current, thereby enhancing the accuracy of the sampled current.

[0067] The embodiments of the present disclosure will be further explained below in conjunction with the accompanying drawings.

[0068] As shown in FIG. 1, FIG. 1 is a schematic diagram of a PFC circuit according to an embodiment of the present disclosure.

[0069] In FIG. 1, the PFC circuit of the embodiment of the present disclosure may include an AC input terminal 100, a rectifier bridge 200, an inductor component L1, a switching component T6, a sampling resistor R, a control module 300, a drive module 400, a first transistor T1, and a capacitor component C connected in sequence. The switching component T6 includes a first connection terminal, a second connection terminal, and a third connection terminal. The rectifier bridge 200, the inductor component L1, the first transistor T1, the capacitor component C, and the sampling resistor R connected in sequence. The AC input terminal 100 is connected to the rectifier bridge 200. The control module 300, the drive module 400, and the first connection terminal of the switching component T6 are connected in sequence. The second connection terminal of the switching component T6 is connected to the inductor component L1 and the first transistor T1, respectively. The third connection terminal of the switching component T6 is connected to the capacitor component C and the sampling resistor R, respectively.

[0070] The AC input terminal 100 may include a third connection terminal which is a live wire terminal L2, and a fourth connection terminal which is a neutral wire terminal N, and both the neutral wire terminal N and the live wire terminal L2 are connected to the rectifier bridge 200. Additionally, the AC input terminal 100 receives AC power, and inputs the AC power into the rectifier bridge 200 through the

live wire terminal L2 and the neutral wire terminal N, and the rectifier bridge 200 rectifies the AC power. The embodiment of the present disclosure does not impose specific limitations on this.

[0071] The rectifier bridge 200 may include a second transistor T2, a third transistor T3, a fourth transistor T4, and a fifth transistor T5. The inductor component L1 includes a fifth connection terminal and a sixth connection terminal. The sampling resistor R includes a seventh connection terminal and an eighth connection terminal. A positive terminal of the second transistor T2 is connected to a negative terminal of the fourth transistor T4, and a negative terminal of the second transistor T2 is connected to the fifth connection terminal of the inductor component L1. A positive terminal of the fourth transistor T4 is connected to the seventh connection terminal of the sampling resistor R. A positive terminal of the third transistor T3 is connected to a negative terminal of the fifth transistor T5, and a negative terminal of the third transistor T3 is connected to the fifth connection terminal of the inductor component L1. A positive terminal of the fifth transistor T5 is connected to the seventh connection terminal of the sampling resistor R. Both the positive terminal of the second transistor T2 and the negative terminal of the fourth transistor T4 are connected to the live wire terminal L2, while both the positive terminal of the third transistor T3 and the negative terminal of the fifth transistor T5 are connected to the neutral wire terminal N. Herein, the second transistor T2, the third transistor T3, the fourth transistor T4, and the fifth transistor T5 may all be diodes, and the present embodiment does not impose specific limitations on this.

[0072] The second connection terminal of the switching component T6 is connected to the sixth connection terminal of the inductor component L1 and a positive terminal of the first transistor T1, respectively; and the third connection terminal of the switching component T6 is connected to the capacitor component C and the eighth connection terminal of the sampling resistor R, respectively.

[0073] In a possible implementation, the switching component T6 may be an insulated gate bipolar transistor (IGBT). The first connection terminal of the switching component T6 may be a gate of the IGBT. The second connection terminal of the switching component T6 may be a drain of the IGBT. The third connection terminal of the switching component T6 may be a source of the IGBT. The embodiment of the present disclosure does not impose specific limitations on this.

[0074] In a possible implementation, the first transistor T1 may be a diode, the capacitor component C may be an electrolytic capacitor, and the control module 300 may be a control chip. The embodiment of the present disclosure does not impose specific limitations on this.

[0075] In a possible implementation, a drive signal output by the control module 300 may be a high-level drive signal or a low-level drive signal. When the drive module 400 receives a high-level drive signal, the drive module 400 can drive the switching component T6 to turn on through the drive signal. The high-level drive signal is the turn-on signal. For example, when the control module 300 is powered, the turn-on signal output by the control module 300 is input to the switching component T6 through the drive module 400, causing the switching component T6 to be in the turn-on state; and when the drive module 400 receives a low-level drive signal, the drive module 400 can drive the switching

component T6 to turn off through the drive signal. The embodiment of the present disclosure does not impose specific limitations on this.

[0076] It can be understood that the PFC circuit may be applied in a switching power supply and inverter circuits. Correspondingly, the PFC circuit may be set on the electric control board of the switching power supply, or on the electric control board equipped with the inverter. The embodiment of the present disclosure does not impose specific limitations on this.

[0077] The PFC circuit described in the embodiment of the present disclosure is to more clearly illustrate the technical scheme of the embodiments of the present disclosure and does not constitute a limitation on the technical scheme provided by the embodiments of the present disclosure. Those skilled in the art may understand that with the evolution of the PFC circuit and the emergence of new application scenarios, the technical scheme provided by the embodiments of the present disclosure is also applicable to similar technical problems.

[0078] Those having ordinary skill in the art can understand that the structure of the PFC circuit shown in FIG. 1 does not constitute a limitation on the embodiments of the present disclosure, and there may be more or fewer components than illustrated, or some components may be combined, or different arrangements of the components may be contemplated.

[0079] Based on the structure of the PFC circuit described above, various embodiments of the current sampling method for the PFC circuit of the present disclosure are proposed.

[0080] As shown in FIG. 2, FIG. 2 is a flowchart of a current sampling method of a PFC circuit according to an embodiment of the present disclosure. The current sampling method of the PFC circuit can be applied to the PFC circuit shown in FIG. 1, and the current sampling method for the PFC circuit includes but is not limited to the following steps.

[0081] At a step S100, a turn-on signal is output to a switching component.

[0082] In this step, the turn-on signal is the signal that drives the switching component to turn on. This turn-on signal can be a high-level drive signal, for example, a high-level pulse width modulation (PWM) signal, and is not specifically limited here.

[0083] At a step S200, a first duration of the turn-on signal is acquired and a theoretical sampling time point for performing sampling on the PFC circuit is determined based on the first duration.

[0084] In this step, by outputting the turn-on signal to the switching component, the switching component can be turned on. After the switching component is turned on, the first duration of the turn-on signal can be acquired, and then the theoretical sampling time point for performing sampling on the PFC circuit can be determined based on this first duration, thereby facilitating the subsequent step of acquiring the second duration during the switching component is turned on based on this theoretical sampling time point. The first duration is a duration during which the turn-on signal drives the switching component to turn on within one PFC cycle.

[0085] At a step S300, a second duration during which the switching component is turned on is acquired based on the theoretical sampling time point.

[0086] In this step, the theoretical sampling time point is a time point that corresponds to half of the first duration during which the switching component is turned on.

[0087] It can be understood that there is a delay when the turn-on signal passes through the switching component, which leads to a delay in the switching component turning on. Therefore, the delayed turn-on of the switching component will cause the second duration of the turn-on of the switching component obtained at the theoretical sampling time point to be shorter than half of the first duration.

[0088] At a step S400, a compensation duration for performing current sampling on the PFC circuit is determined based on the first duration and the second duration.

[0089] In this step, the compensation duration is the time length that compensates for the delay of the turn-on signal passing through the switching component.

[0090] At a step S500, the theoretical sampling time point is adjusted based on the compensation duration to obtain a target sampling time point, and current sampling is performed on the PFC circuit based on the target sampling time point.

[0091] In an embodiment, the theoretical sampling time point is adjusted based on the compensation duration to obtain the target sampling time point in a following way. For example, the target sampling time point can be achieved by adding the compensation duration to the theoretical sampling time point i.e., the target sampling time point corresponds to the time point obtained by adding the compensation duration to the theoretical sampling time point, without imposing any specific limitations here.

[0092] In this embodiment, by outputting the turn-on signal to the switching component, the switching component can be turned on, thereby allowing the acquisition of the first duration of the turn-on signal. Based on this first duration, the theoretical sampling time point for performing sampling on the PFC circuit can be determined. Next, the second duration during which the switching component is turned on can be acquired based on the theoretical sampling time point. Then, based on the first duration and the second duration, the compensation duration for performing current sampling on the PFC circuit can be determined. Furthermore, by adjusting the theoretical sampling time point based on the compensation duration, the delay of the turn-on signal passing through the switching component can be compensated, ensuring the consistency between the theoretical sampling time point and the actual sampling time point. Finally, current sampling on the PFC circuit can be performed based on the target sampling time point obtained by adjusting the theoretical sampling time point, ensuring that the actual sampled current is consistent with the expected sampled current, thereby enhancing the accuracy of the sampled current.

[0093] It is worth noting that, as shown in FIG. 3, in the related art, the PFC current sampling point in the PFC circuit is fixed at the midpoint of the turn-on time of the turn-on signal output by the control module, and the theoretical sampling current is a current at the midpoint time point of the turn-on time of the turn-on signal passing through the switching component (i.e., the IGBT turn-on time). Due to the delay that occurs when the turn-on signal output by the control module passes through the drive module (such as an IGBT driver chip), and additionally, due to the fact that there will also be a delay when the turn-on signal passes through the switching component because of the internal resistance

of the switching component, a delay is caused in the turn-on of the switching component. The delayed turn-on of the switching component will cause the actual sampled current to be smaller than the theoretical sampled current, leading to an error in the sampled current. Further, the shorter the turn-on time, the greater the current rise slope of the PFC circuit. Therefore, the longer the delay time, the greater the error it causes to the sampled current, which in turn affects the power factor, current harmonics, and current control of the PFC circuit.

[0094] To solve the problems existing in the related art, the current sampling method for the PFC circuit in the embodiment of the present disclosure can compensate for the delay of the turn-on signal passing through the switching component, thereby ensuring the consistency between the theoretical sampling time point and the actual sampling time point. Finally, current sampling on the PFC circuit can be performed based on the target sampling time point obtained from the adjustment of the theoretical sampling time point. This method ensures that the actual sampled current matches the expected sampled current improves the accuracy of the sampled current, solves the inherent delay present in the hardware circuit, ensures stable control of the PFC current, improves the power factor, reduces the harmonics of each current, thereby enhancing the overall transmission efficiency of electric energy.

[0095] As shown in FIG. 4, FIG. 4 is a specific flowchart of the step S300 in FIG. 2. In the example of FIG. 4, in the case where the PFC circuit also includes an inductor component and the switching component is configured to control the inductor component for charging and discharging, the step S300 also includes, but is not limited to, a step S310 and a step S320.

[0096] At the step S310, an accumulated charging duration of the inductor component after reaching the theoretical sampling time point is acquired.

[0097] At the step S320, the charging duration is defined as the second duration during which the switching component is turned on.

[0098] It can be understood that the inductor component can be configured to store electrical energy. When the switching component is turned on, the AC input current passes through the inductor component to charge the inductor component. During the charging process of the inductor component, the current of the inductor component increases. After reaching the theoretical sampling time point, the accumulated charging duration of the inductor component can be obtained, and this charging duration can be defined as the second duration during which the switching component is turned on, facilitating the subsequent step of determining the compensation duration for current sampling on the PFC circuit based on this second duration, thereby compensating for the delay of the turn-on signal passing through the switching component based on the compensation duration to ensure the consistency between the theoretical sampling time point and the actual sampling time point.

[0099] It can be understood that the switching component is configured to control the inductor component for discharging, i.e., when the switching component is turned off, the inductor component discharges the AC current which it has stored to charge the capacitor component, with no specific limitations imposed here.

[0100] As shown in FIG. 5, FIG. 5 is a specific flowchart of the step S310 in FIG. 4. In the example of FIG. 5, the step S310 also includes, but is not limited to, a step S311, a step S312, and a step S313.

[0101] At the step S311, current sampling is performed on the PFC circuit at the theoretical sampling time point to obtain a first sampled current.

[0102] In this step, the first sampled current is the actual sampled current.

[0103] At the step S312, both an induced voltage value and an inductance value of the inductor component at the theoretical sampling time point are acquired.

[0104] In this step, the inductance value of the inductor component may be obtained using an inductance testing instrument such as an impedance tester, an LCR tester, or a digital bridge, with no specific limitations imposed here.

[0105] At the step S313, the accumulated charging duration of the inductor component after reaching the theoretical sampling time point is obtained based on the induced voltage value, the inductance value, and the first sampled current.

[0106] In an embodiment, the accumulated charging duration of the inductor component after reaching the theoretical sampling time point can be calculated using the following formula:

$$U_i = L \frac{d_i}{dt}$$

where U_i is the induced voltage value, L is the inductance value, i is the first sampled current, i.e., the actual sampled current, and t is the accumulated charging duration of the inductor component after reaching the theoretical sampling time point.

[0107] In this embodiment, due to the delay that occurs when the turn-on signal passes through the switching component, leading to a delay in the turn-on of the switching component, the actual sampled current (i.e., the first sampled current) is smaller than the theoretical sampled current, resulting in an error in the sampled current. Based on this, the current sampling method of the embodiment of the present disclosure can acquire both the induced voltage value and inductance value of the inductor component at the theoretical sampling time point. Based on the induced voltage value, inductance value, and first sampled current, the accumulated charging duration of the inductor component after reaching the theoretical sampling time point can be obtained, facilitating subsequent steps to determine the compensation duration for current sampling on the PFC circuit based on this charging duration (i.e., the second duration), thereby compensating for the delay of the turn-on signal passing through the switching component to ensure the consistency between the theoretical sampling time point and the actual sampling time point, and improving the accuracy of the sampled current of the PFC circuit.

[0108] As shown in FIG. 6, FIG. 6 is another specific flowchart of the step S300 in FIG. 2. In the example of FIG. 6, in the case where the PFC circuit also includes an inductor component and the switching component is configured to control the inductor component for charging and discharging, the step S300 also includes, but is not limited to, a step S330, a step S340, and a step S350.

[0109] At the step S330, a rated voltage value of the inductor component after being charged for the first duration is acquired.

[0110] At S340, it is determined a third duration required by the inductor component to be charged until a voltage value across the inductor component is equal to the rated voltage value after the turn-on signal is output to the switching component.

[0111] At S350, the third duration is defined as the second duration during which the switching component is turned on.

[0112] It can be understood that the inductor component can be configured to store electrical energy. After outputting the turn-on signal to the switching component, the switching component can be turned on to allow for the charging of the inductor component. During the charging process of the inductor component, the current of the inductor component increases. When the voltage value across the inductor component equals the rated voltage value, the third duration required by the inductor component to be charged until a voltage value across the inductor component is equal to the rated voltage value can be determined. This third duration can be defined as the second duration during which the switching component is turned on, facilitating subsequent steps to determine the compensation duration for current sampling on the PFC circuit based on this second duration, thereby compensating for the delay of the turn-on signal passing through the switching component based on the compensation duration to ensure the consistency between the theoretical sampling time point and the actual sampling time point.

[0113] In this embodiment, due to the delay that occurs when the turn-on signal passes through the switching component, leading to a delay in the turn-on of the switching component, the actual sampled current (i.e., the first sampled current) is smaller than the theoretical sampled current, resulting in an error in the sampled current. Based on this, after the turn-on signal is output to the switching component, the third duration required by the inductor component to be charged until the voltage value across the inductor component is equal to the rated voltage value will be longer than the first duration. Then, this third duration can be defined as the second duration during which the switching component is turned on, facilitating subsequent steps to determine the compensation duration for current sampling on the PFC circuit based on this second duration, thereby compensating for the delay of the turn-on signal passing through the switching component based on the compensation duration to ensure the consistency between the theoretical sampling time point and the actual sampling time point.

[0114] Further, if the third duration is defined as the second duration during which the switching component is turned on, then the second duration can be subtracted from the first duration to obtain the compensation duration for current sampling on the PFC circuit, thereby compensating for the delay of the turn-on signal passing through the switching component based on the compensation duration to ensure the consistency between the theoretical sampling time point and the actual sampling time point.

[0115] It can be understood that the switching component is configured to control the inductor component for discharging, i.e., when the switching component is turned off, the inductor component discharges the AC current which it

has stored to charge the capacitor component, with no specific limitations imposed here.

[0116] As shown in FIG. 7, FIG. 7 is a specific flowchart of the step S400 in FIG. 2. In the example of FIG. 7, the step S400 further includes, but is not limited to, a step S410 and a step S420.

[0117] At the step S410, a midpoint duration is obtained by taking half of the first duration, and the midpoint duration is subtracted from the second duration to obtain a fourth duration.

[0118] At the step S420, the fourth duration is defined as the compensation duration.

[0119] In this embodiment, by subtracting half of the first duration (namely the midpoint duration) from the second duration, the compensation duration can be obtained, thereby allowing for compensation for the delay of the turn-on signal passing through the switching component based on the compensation duration, ensuring the consistency between the theoretical sampling time point and the actual sampling time point, and improving the accuracy of the sampled current in the PFC circuit.

[0120] It can be understood that when the second duration is an accumulated charging duration of the inductor component after the theoretical sampling time point is reached, a midpoint duration can be obtained by taking half of the first duration. The midpoint duration is then subtracted from the second duration to obtain a fourth duration, which will be defined as the compensation duration, without any specific limitations imposed here.

[0121] As shown in FIG. 8, FIG. 8 is a specific flowchart of the step S200 in FIG. 2. In the example of FIG. 8, the step S200 further includes, but is not limited to, a step S210 and a step S220.

[0122] At the step S210, a midpoint duration is obtained by taking half of the first duration.

[0123] At the step S220, a midpoint time point is determined based on the midpoint duration, and the midpoint time point is defined as the theoretical sampling time point for performing sampling on the PFC circuit.

[0124] It can be understood that the midpoint time point is determined based on half of the first duration, and the theoretical sampling time point for performing sampling on the PFC circuit is defined based on this midpoint time point, i.e., within one PFC cycle, the midpoint time point corresponding to half of a duration that the turn-on signal drives the switching component to turn on is the theoretical sampling time point.

[0125] In this embodiment, by determining the midpoint time point based on half of the first duration, the theoretical sampling time point for performing sampling on the PFC circuit can be determined based on the midpoint time point, facilitating the subsequent step of acquiring the second duration during which the switching component is turned on based on the theoretical sampling time point. This allows for the determination of the compensation duration for performing current sampling on the PFC circuit based on the second duration, and the compensating for the delay of the turn-on signal passing through the switching component, thereby ensuring the consistency between the theoretical sampling time point and the actual sampling time point, and enhancing the accuracy of the sampled current.

[0126] As shown in FIG. 9, FIG. 9 is a flowchart of a current sampling method of a PFC circuit according to an embodiment of the present disclosure. After executing the

step S500, the current sampling method of the PFC circuit may also include, but is not limited to, a step S600 and a step S700.

[0127] At the step S600, a second sampled current obtained is acquired by performing current sampling on the PFC circuit at the target sampling time point.

[0128] In this step, the target sampling time point corresponds to a time point that is half of the second duration during which the switching component is turned on. Therefore, the second sampled current obtained at the time point corresponding to half of the second duration during which the switching component is turned on is equal to the sampled current of the theoretical sampling. Thus, this step can ensure that the actual sampled current is consistent with the expected sampled current.

[0129] At the step S700, a bus voltage of the PFC circuit is acquired, and the first duration is adjusted based on the second sampled current and the bus voltage.

[0130] In this embodiment, by adjusting the theoretical sampling time point and performing current sampling on the PFC circuit based on the adjusted theoretical sampling time point, the second sampled current can be obtained by performing current sampling on the PFC circuit at the target sampling time point, i.e., the actual sampled current is equal to the theoretical sampled current. Then, by acquiring the bus voltage of the PFC circuit, the first duration can be adjusted based on the second sampled current and the bus voltage, thereby ensuring that all subsequent sampled currents are consistent with the expected sampled current. Therefore, the embodiment of the present disclosure can enhance the accuracy of the sampled current.

[0131] For the current sampling method provided in the above embodiments, the current waveform of the second sampled current is compared with the current waveform of the first sampled current with specific examples.

[0132] As shown in FIG. 10, the current waveforms of the sampled currents in the related art shown in FIG. 10 have errors due to the delayed turn-on of the switching component. That is, the current waveform of the first sampled current is obtained by performing current sampling on the PFC circuit before the theoretical sampling time point is adjusted. The current waveform located at the upper portion of the figure is a current waveform of the inductor current at the inductor component, and the current waveform located at the lower portion of the figure is a current waveform of the live wire current at the live wire terminal. As can be seen from FIG. 7, a peak of the inductor current is concave, and a peak of the live wire current is also concave.

[0133] As shown in FIG. 11, the current waveforms of the sampled currents obtained after executing the current sampling method are shown in FIG. 11. That is, after the theoretical sampling time point is adjusted, the current waveform of the second sampled current is obtained by performing current sampling on the PFC circuit at the target sampling time point. The current waveform located at the upper portion of the figure is the current waveform of the inductor current at the inductor component, and the current waveform located at the lower portion of the figure is the current waveform of the live wire current at the live wire terminal. As can be seen from FIG. 8, the waveform of the inductor current is regular and undistorted, and the waveform of the line current is also regular and undistorted.

[0134] In summary, the current sampling method for the PFC circuit according to the embodiment of the present

disclosure can automatically calibrate the sampling time point, ensure stable control of the PFC current, and enhance the accuracy of the sampled current.

[0135] As shown in FIG. 12, an embodiment of the second aspect of the present disclosure provides a current sampling device 500, including a memory 502, a processor 501, and a computer program stored in the memory 502 that can be executed by the processor 501. The processor 501 and the memory 502 can be connected via a bus or other means. In FIG. 12, an example of connection via a bus is shown. The processor 501 executes the aforementioned computer program to implement the current sampling method of the first aspect of the embodiment described above, for example, to implement the steps S100 to S500 in FIG. 2, the steps S310 and the step S320 in FIG. 4, the steps S311 to S313 in FIG. 5, the steps S330 to S350 in FIG. 6, the steps S410 to S420 in FIG. 7, the steps S210 to S220 in FIG. 8, and the steps S600 to S700 in FIG. 9. By outputting the turn-on signal to the switching component, the switching component can be turned on, thereby allowing the acquisition of the first duration of the turn-on signal. Based on this first duration, the theoretical sampling time point for performing sampling on the PFC circuit can be determined. Next, the second duration during which the switching component is turned on can be acquired based on the theoretical sampling time point. Then, based on the first duration and the second duration, the compensation duration for performing current sampling on the PFC circuit can be determined. Furthermore, by adjusting the theoretical sampling time point based on the compensation duration, the delay of the turn-on signal passing through the switching component can be compensated, ensuring the consistency between the theoretical sampling time point and the actual sampling time point. Finally, current sampling on the PFC circuit can be performed based on the target sampling time point obtained by adjusting the theoretical sampling time point, ensuring that the actual sampled current is consistent with the expected sampled current, thereby enhancing the accuracy of the sampled current.

[0136] An embodiment of the third aspect of the present disclosure provides an air conditioner, which includes the current sampling device as described in the second aspect. By outputting the turn-on signal to the switching component, the switching component can be turned on, thereby allowing the acquisition of the first duration of the turn-on signal. Based on this first duration, the theoretical sampling time point for performing sampling on the PFC circuit can be determined. Next, the second duration during which the switching component is turned on can be acquired based on the theoretical sampling time point. Then, based on the first duration and the second duration, the compensation duration for performing current sampling on the PFC circuit can be determined. Furthermore, by adjusting the theoretical sampling time point based on the compensation duration, the delay of the turn-on signal passing through the switching component can be compensated, ensuring the consistency between the theoretical sampling time point and the actual sampling time point. Finally, current sampling on the PFC circuit can be performed based on the target sampling time point obtained by adjusting the theoretical sampling time point, ensuring that the actual sampled current is consistent with the expected sampled current, thereby enhancing the accuracy of the sampled current.

[0137] According to an embodiment of the fourth aspect of the present disclosure, a computer-readable storage medium stores computer-executable instructions that can be configured to cause a computer to perform the current sampling method of the first aspect of the embodiment described above, for example, to execute the steps S100 to S500 in FIG. 2, the steps S310 and the step S320 in FIG. 4, the steps S311 to S313 in FIG. 5, the steps S330 to S350 in FIG. 6, the steps S410 to S420 in FIG. 7, the steps S210 to S220 in FIG. 8, and the steps S600 to S700 in FIG. 9. By outputting the turn-on signal to the switching component, the switching component can be turned on, thereby allowing the acquisition of the first duration of the turn-on signal. Based on this first duration, the theoretical sampling time point for performing sampling on the PFC circuit can be determined. Next, the second duration during which the switching component is turned on can be acquired based on the theoretical sampling time point. Then, based on the first duration and the second duration, the compensation duration for performing current sampling on the PFC circuit can be determined. Furthermore, by adjusting the theoretical sampling time point based on the compensation duration, the delay of the turn-on signal passing through the switching component can be compensated, ensuring the consistency between the theoretical sampling time point and the actual sampling time point. Finally, current sampling on the PFC circuit can be performed based on the target sampling time point obtained by adjusting the theoretical sampling time point, ensuring that the actual sampled current is consistent with the expected sampled current, thereby enhancing the accuracy of the sampled current.

[0138] It can be understood by those of ordinary skill in the art that all or some of the steps of the methods and systems disclosed above may be implemented as software, firmware, hardware, and appropriate combinations thereof. Some or all of the physical components may be implemented as software executed by a processor, such as a central processing unit, a digital signal processor or a microprocessor, or as hardware, or as an integrated circuit, such as an application-specific integrated circuit. Such software may be distributed on a computer-readable media, which may include computer-readable storage media or non-transitory media and communication media or transitory media. As well known to those of ordinary skill in the art, the term computer-readable storage medium includes volatile and nonvolatile, removable and non-removable media implemented in any method or technique for storing information, such as computer-readable instructions, data structures, program modules or other data. A computer-readable storage medium includes but is not limited to RAM, ROM, EEPROM, flash memory or other memory technologies, CD-ROM, digital versatile disk (DVD) or other optical disk storage, cassettes, magnetic tapes, magnetic disk storage or other magnetic storage devices, or any other medium that can be configured to store desired information and can be accessed by a computer. Furthermore, it is well known to those of ordinary skill in the art that communication media typically contain computer-readable instructions, data structures, program modules or other data in a modulated data signal such as a carrier wave or other transmission mechanism, and may include any information transmission media.

[0139] Although the embodiments of the present disclosure have been described in detail above with reference to

the accompanying drawings, the present disclosure is not limited to the above embodiments, and various changes may be made within the knowledge of those of ordinary skill in the art without departing from the purpose of the present disclosure.

What is claimed is:

1. A current sampling method for a power factor correction (PFC) circuit which comprises a switching component, the method comprising:

outputting a turn-on signal to the switching component; acquiring a first duration of the turn-on signal and determining, based on the first duration, a theoretical sampling time point for performing sampling on the PFC circuit;

acquiring, based on the theoretical sampling time point, a second duration during which the switching component is turned on;

determining, based on the first duration and the second duration, a compensation duration for performing current sampling on the PFC circuit; and

adjusting the theoretical sampling time point based on the compensation duration to obtain a target sampling time point, and performing current sampling on the PFC circuit based on the target sampling time point.

2. The current sampling method of claim 1, wherein the PFC circuit further comprises an inductor component configured to control charging and discharging of the inductor component; and acquiring, based on the theoretical sampling time point, a second duration during which the switching component is turned on comprises:

acquiring an accumulated charging duration of the inductor component after the theoretical sampling time point is reached; and

defining the accumulated charging duration as the second duration during which the switching component is turned on.

3. The current sampling method of claim 2, wherein acquiring an accumulated charging duration of the inductor component after the theoretical sampling time point is reached comprises:

performing current sampling on the PFC circuit at the theoretical sampling time point to obtain a first sampled current;

acquiring both an induced voltage value and an inductance value of the inductor component at the theoretical sampling time point; and

obtaining the accumulated charging duration of the inductor component after the theoretical sampling time point is reached based on the induced voltage value, the inductance value, and the first sampled current.

4. The current sampling method of claim 1, wherein the PFC circuit further comprises an inductor component configured to control charging and discharging of the inductor component; and acquiring, based on the theoretical sampling time point, a second duration during which the switching component is turned on comprises:

acquiring a rated voltage value of the inductor component after the inductor component is charged for the first duration;

determining a third duration required by the inductor component to be charged until a voltage value across the inductor component is equal to the rated voltage value after the turn-on signal is output to the switching component; and

defining the third duration as the second duration during which the switching component is turned on.

5. The current sampling method of claim 1, wherein determining, based on the first duration and the second duration, a compensation duration for performing current sampling on the PFC circuit comprises:

obtaining a midpoint duration by taking half of the first duration, and subtracting the midpoint duration from the second duration to obtain a fourth duration; and

defining the fourth duration as the compensation duration.

6. The current sampling method of claim 1, wherein adjusting the theoretical sampling time point based on the compensation duration to obtain a target sampling time point comprises:

obtaining the target sampling time point based on a sum of the compensation duration and the theoretical sampling time point.

7. The current sampling method of claim 1, wherein determining, based on the first duration, a theoretical sampling time point for performing sampling on the PFC circuit comprises:

obtaining a midpoint duration by taking half of the first duration; and

determining a midpoint time point based on the midpoint duration, and defining the midpoint time point as the theoretical sampling time point for performing sampling on the PFC circuit.

8. The current sampling method of claim 1, wherein after performing current sampling on the PFC circuit based on the target sampling time point, the method further comprises:

acquiring a second sampled current obtained by performing current sampling on the PFC circuit at the target sampling time point; and

acquiring a bus voltage of the PFC circuit, and adjusting the first duration based on the second sampled current and the bus voltage.

9. A current sampling device comprising:

a memory, and

at least one processor,

wherein a computer program is stored in the memory and executable by the at least one processor, and

wherein the program, when executed by the at least one processor, causes the at least one processor to implement the current sampling method of claim 1.

10. An air conditioner comprising the current sampling device of claim 9.

11. A computer-readable storage medium storing computer-executable instructions, wherein the computer-executable instructions are configured to cause a computer to perform the current sampling method of claim 1.

* * * * *