

US Patent & Trademark Office

Patent Public Search | Text View

United States Patent Application Publication

20250284164

Kind Code

A1

Publication Date

September 11, 2025

Inventor(s)

KOGA; Yuki et al.

ELECTRO-OPTICAL DEVICE AND ELECTRONIC APPARATUS

Abstract

An electro-optical device includes a substrate, a transistor including a gate electrode and a semiconductor layer disposed between the substrate and the gate electrode, a scanning line disposed in a first direction with respect to the gate electrode and electrically coupled to the gate electrode, a first light shielding portion disposed in the first direction with respect to the semiconductor layer and overlapping the semiconductor layer when viewed in the first direction, and a second light shielding portion disposed in a second direction opposite to the first direction with respect to the semiconductor layer and overlapping the semiconductor layer, the first light shielding portion includes a side surface light shielding portion that is provided on both sides of the semiconductor layer in a width direction and extends from a first insulating layer to the second light shielding portion or further, in the second direction, than the second light shielding portion.

Inventors: KOGA; Yuki (AZUMINO-SHI, JP), OIKAWA; Hiroyuki (CHITOSE-SHI, JP)

Applicant: SEIKO EPSON CORPORATION (Tokyo, JP)

Family ID: 96948915

Assignee: SEIKO EPSON CORPORATION (Tokyo, JP)

Appl. No.: 19/071758

Filed: March 06, 2025

Foreign Application Priority Data

JP	2024-035219	Mar. 07, 2024
----	-------------	---------------

Publication Classification

Int. Cl.: G02F1/1368 (20060101); G02F1/1362 (20060101)

U.S. Cl.:

Background/Summary

[0001] The present application is based on, and claims priority from JP Application Serial Number 2024-035219, filed Mar. 7, 2024, the disclosure of which is hereby incorporated by reference herein in its entirety.

BACKGROUND

1. Technical Field

[0002] The present disclosure relates to an electro-optical device and an electronic apparatus.

2. Related Art

[0003] For electronic apparatuses such as projectors, for example, electro-optical devices such as liquid crystal display devices whose optical characteristics can be changed for each pixel are used. As an example of the electro-optical device, a display device disclosed in JP-A-2015-7806 is known.

[0004] The display device disclosed in described in JP-A-2015-7806 includes a thin film transistor (TFT) including a semiconductor film and a gate electrode disposed in a layer above the semiconductor film, and a scanning line disposed in a layer above the gate electrode. The gate electrode and the scanning line are electrically coupled via a contact hole. Further, in the display device, the scanning line provided in a layer above the semiconductor film is used as a light shielding layer.

[0005] However, in devices of the related art, a scanning line provided in a layer above a semiconductor film is used as a light shielding layer, but there is a problem that a light shielding property with respect to the semiconductor film is not sufficient only with this.

SUMMARY

[0006] According to an aspect of the present disclosure, an electro-optical device includes a substrate, a transistor including a gate electrode disposed in a first direction with respect to the substrate and a semiconductor layer disposed between the substrate and the gate electrode, a scanning line disposed in the first direction with respect to the gate electrode and electrically coupled to the gate electrode, a first light shielding portion disposed in the first direction with respect to the semiconductor layer and overlapping the semiconductor layer in plan view when viewed in the first direction, and a second light shielding portion disposed in a second direction opposite to the first direction with respect to the semiconductor layer and overlapping the semiconductor layer in plan view, in which a potential of the first light shielding portion and a potential of the second light shielding portion are different from each other, and the first light shielding portion includes a side surface light shielding portion that is provided on both sides of the semiconductor layer in a width direction and extends from a first insulating layer between the scanning line and the gate electrode to the same layer as the second light shielding portion or further, in the second direction, than the second light shielding portion.

[0007] According to an aspect of the present disclosure, an electronic apparatus includes an electro-optical device, and a control unit configured to control an operation of the electro-optical device.

Description

BRIEF DESCRIPTION OF THE DRAWINGS

[0008] FIG. 1 is a plan view of an electro-optical device according to an embodiment.

[0009] FIG. 2 is a cross-sectional view taken along line A-A of the electro-optical device shown in

FIG. 1.

[0010] FIG. 3 is an equivalent circuit diagram showing an electrical configuration of an element substrate of FIG. 1.

[0011] FIG. 4 is a plan view showing a portion of the element substrate in a display region in FIG. 2.

[0012] FIG. 5 is a cross-sectional view taken along line A1-A1 in FIG. 4.

[0013] FIG. 6 is a cross-sectional view taken along line A2-A2 in FIG. 4.

[0014] FIG. 7 is a plan view showing a transistor in FIG. 5.

[0015] FIG. 8 is a plan view of a second light shielding portion shown in FIG. 5.

[0016] FIG. 9 is a plan view of a first light shielding portion and a second light shielding portion shown in FIG. 5.

[0017] FIG. 10 is a plan view of the first light shielding portion and the second light shielding portion shown in FIG. 5.

[0018] FIG. 11 is a cross-sectional view taken along line A3-A3 in FIG. 10.

[0019] FIG. 12 is a cross-sectional view taken along line A4-A4 in FIG. 10.

[0020] FIG. 13 is a cross-sectional view showing a method of manufacturing a first concave portion.

[0021] FIG. 14 is a plan view showing a method of manufacturing the first concave portion.

[0022] FIG. 15 is a cross-sectional view showing a method of manufacturing a second concave portion.

[0023] FIG. 16 is a plan view showing a method of manufacturing the second concave portion.

[0024] FIG. 17 is a plan view showing a method of manufacturing a third concave portion.

[0025] FIG. 18 is a diagram showing a method of manufacturing a first light shielding portion.

[0026] FIG. 19 is a cross-sectional view showing a second light shielding portion in a second embodiment.

[0027] FIG. 20 is a cross-sectional view showing the second light shielding portion in the second embodiment.

[0028] FIG. 21 is a plan view showing the second light shielding portion shown in FIG. 19.

[0029] FIG. 22 is a diagram showing a planar arrangement of the second light shielding portion and a first light shielding portion 6 shown in FIG. 19.

[0030] FIG. 23 is a cross-sectional view showing a fourth light shielding portion in a third embodiment.

[0031] FIG. 24 is a cross-sectional view showing the fourth light shielding portion in the third embodiment.

[0032] FIG. 25 is a plan view showing the fourth light shielding portion shown in FIG. 23.

[0033] FIG. 26 is a perspective view showing a personal computer which is an example of an electronic apparatus.

[0034] FIG. 27 is a plan view showing a smartphone which is an example of an electronic apparatus.

[0035] FIG. 28 is a schematic diagram showing a projector which is an example of an electronic apparatus.

DESCRIPTION OF EMBODIMENTS

[0036] Hereinafter, preferred embodiments of the present disclosure will be described with reference to the accompanying drawings. In the drawings, dimensions or scales of respective portions may be appropriately different from actual ones, and there are portions schematically shown to facilitate understanding. Further, the scope of the present disclosure is not limited to these forms unless there is a particular statement that limits the present disclosure in the following description.

1. Electro-Optical Device

1A. Basic Configuration

[0037] FIG. 1 is a plan view of an electro-optical device **100** according to an embodiment. FIG. 2 is a cross-sectional view taken along line A-A of the electro-optical device **100** shown in FIG. 1. An opposing substrate **3** is not shown in FIG. 1. Further, hereinafter, for convenience of description, an X-axis, a Y-axis, and a Z-axis orthogonal to each other will be used as appropriate. Further, one direction along the X-axis is referred to as an X1 direction, and a direction opposite to the X1 direction is referred to as an X2 direction. Similarly, one direction along the Y-axis is referred to as a Y1 direction, and a direction opposite to the Y1 direction is referred to as a Y2 direction. One direction along the Z-axis is referred to as a Z1 direction, and a direction opposite to the Z1 direction is referred to as a Z2 direction. The Z1 direction is equivalent to a “first direction”, and the Z2 direction is equivalent to a “second direction”. Furthermore, the Y1 direction or the Y2 direction is equivalent to a “third direction”.

[0038] Further, in this specification, “an element β on an element α ” means that the element β is located on the side above the element α . Thus, “an element (on an element α)” includes not only a case where the element β is in direct contact with element α , but also a case where the element α and the element β are separated from each other. Further, “electrical coupling” between an element α and an element β includes not only a configuration where the element α and the element β are electrically coupled by being directly bonded to each other, but also a configuration where the element α and the element β are electrically coupled indirectly through another conductive material.

[0039] The electro-optical device **100** shown in FIGS. 1 and 2 is a transmissive electro-optical device using an active matrix drive scheme. The electro-optical device **100** includes an element substrate **2**, an opposing substrate **3**, a frame-shaped sealing member **4**, and a liquid crystal layer **5**. As shown in FIG. 2, the element substrate **2**, the liquid crystal layer **5** and the opposing substrate **3** are arranged in this order in the Z1 direction. Viewing from the Z1 direction or Z2 direction, which is a direction in which these overlap, is referred to as “plan view”. Further, although the shape of the electro-optical device **100** shown in FIG. 1 is a rectangular shape in plan view, the shape may have a polygonal shape or a circular shape other than a rectangular shape.

[0040] The element substrate **2** shown in FIG. 2 includes a first substrate **21** having light transmittance, a stacked body **22** having light transmittance, a plurality of pixel electrodes **25** having light transmittance, and a first orientation film **29** having light transmittance. The first substrate **21** is equivalent to a “substrate”. The first substrate **21**, the stacked body **22**, the plurality of pixel electrodes **25**, and the first orientation film **29** are stacked in this order in the Z1 direction. In addition, “light transmittance” means transmittance of visible light and preferably indicates that the transmittance to visible light is 50% or more. In addition, as will be described later in detail, the element substrate **2** includes a first light shielding portion **6** having a light shielding property shown in FIGS. 5 and 6, a second light shielding portion **210**, and a fourth light shielding portion **7** having a light shielding property. “Light shielding property” means a light shielding property against visible light, and preferably means that the transmittance of the visible light is less than 50%, and more preferably 10% or less.

[0041] The first substrate **21** is a flat plate having light transmittance and an insulating property, and is constituted by a glass substrate or a quartz substrate, for example. The stacked body **22** includes a plurality of insulating films having light transmittance. In addition, the stacked body **22** is provided with various wiring lines and the like. The pixel electrode **25** is used for applying an electric field to the liquid crystal layer **5**. The pixel electrode **25** includes a transparent conductive material such as indium tin oxide (ITO), indium zinc oxide (IZO), and fluorine-doped tin oxide (FTO). Although not shown in the drawings, the element substrate **2** includes a plurality of dummy pixel electrodes surrounding the plurality of pixel electrodes **25** in plan view. In addition, the first orientation film **29** has light transmittance and an insulating property. The first orientation film **29** aligns liquid crystal molecules in the liquid crystal layer **5**. The first orientation film **29** is disposed to cover the plurality of pixel electrodes **25**. The material of the first orientation film **29** is

polyimide, silicon oxide, and the like.

[0042] The opposing substrate **3** is disposed to face the element substrate **2**. The opposing substrate **3** includes a second substrate **31** having light transmittance, an inorganic insulating layer **32** having light transmittance, a common electrode **33** having light transmittance, and a second orientation film **34** having light transmittance. In addition, although not shown in the drawings, the opposing substrate **3** includes a light shielding parting that surrounds the plurality of pixel electrodes **25** in plan view.

[0043] The second substrate **31**, the inorganic insulating layer **32**, the common electrode **33**, and the second orientation film **34** are stacked in this order in the Z2 direction. The second substrate **31** is a flat plate having light transmittance and an insulating property, and is constituted by a glass substrate or a quartz substrate, for example. The inorganic insulating layer **32** has light transmittance and an insulation property, and is made of an inorganic material containing silicon, such as silicon oxide. The common electrode **33** is an opposing electrode disposed to face the plurality of pixel electrodes **25** through the liquid crystal layer **5**. The common electrode **33** is used for applying an electric field to the liquid crystal layer **5**. The common electrode **33** has light transmittance and conductivity. The common electrode **33** contains, for example, a transparent conductive material such as ITO, IZO, and FTO. The second orientation film **34** has light transmittance and an insulating property. The second orientation film **34** aligns liquid crystal molecules in the liquid crystal layer **5**. The material of the second orientation film **34** is polyimide, silicon oxide and the like, for example.

[0044] The sealing member **4** is disposed between the element substrate **2** and the opposing substrate **3**. The sealing member **4** is formed using, for example, an adhesive containing various curable resins such as an epoxy resin. The sealing member **4** may include a gap material made of an inorganic material such as glass.

[0045] The liquid crystal layer **5** is disposed in a region surrounded by the element substrate **2**, the opposing substrate **3**, and the sealing member **4**. The liquid crystal layer **5** is an electro-optical layer whose optical characteristics change depending on an electric field. The liquid crystal layer **5** includes liquid crystal molecules having positive or negative dielectric anisotropy. An orientation of the liquid crystal molecules changes depending on a voltage applied to the liquid crystal layer **5**.

[0046] As shown in FIG. **1**, a plurality of scanning line drive circuits **11**, a signal line drive circuit **12** and a plurality of external terminals **13** are disposed at the element substrate **2**. Some of the plurality of external terminals **13** are coupled to a wiring (not shown) routed from the scanning line drive circuit **11** or the signal line drive circuit **12**. Further, the plurality of external terminals **13** include a terminal to which a constant potential Vcom is applied. The terminal is electrically coupled to the common electrode **33** of the opposing substrate **3** through a wiring line and a conductive material (not shown). In this manner, the constant potential Vcom is supplied to the common electrode **33**.

[0047] The electro-optical device **100** includes a display region A**10** in which an image is displayed, and a peripheral region A**20** located outside the display region A**10** in plan view. A plurality of pixels P disposed in a matrix are provided in the display region A**10**. The plurality of pixel electrodes **25** are disposed in a one-to-one relationship with the plurality of pixels P. The common electrode **33** described above is provided in common for the plurality of pixels P. Further, the peripheral region A**20** surrounds the display region A**10** in plan view. The scanning line drive circuit **11** and the signal line drive circuit **12** are disposed in the peripheral region A**20**.

[0048] In the present embodiment, the electro-optical device **100** is of a transmissive type. More specifically, as shown in FIG. **2**, after light LL is incident on the opposing substrate **3**, the light LL is modulated before being emitted from the element substrate **2**, whereby an image is displayed. Light having been incident on the element substrate **2** may be modulated before being emitted from the opposing substrate **3**, whereby an image is displayed.

[0049] Further, the electro-optical device **100** is applied to, for example, a display device that

performs color display, of a personal computer, a smartphone, or the like, which will be described below. When the electro-optical device **100** is applied to the display device, a color filter is appropriately used for the electro-optical device **100**. Further, the electro-optical device **100** is applied to, for example, a projection type projector, which will be described later. In this case, the electro-optical device **100** functions as a light valve. In this case, the color filter is omitted from the electro-optical device **100**.

1B. Electrical Configuration of Element Substrate 2

[0050] FIG. **3** is an equivalent circuit diagram showing an electrical configuration of the element substrate **2** of FIG. **1**. As shown in FIG. **3**, the element substrate **2** includes a plurality of transistors **23**, n scanning lines **241**, m signal lines **242** and n constant potential lines **243**. n and m are integers equal to or greater than **2**. The transistor **23** is arranged in a manner corresponding to each intersection of the n scanning lines **241** and the m signal lines **242**. Each of the transistors **23** is a Thin Film Transistor (TFT) that functions as a switching element, for example. Each of the transistors **23** includes a gate, a source, and a drain.

[0051] Each of the n scanning lines **241** extends in the $X1$ direction, and the n scanning lines **241** are disposed at equal intervals in the $Y1$ direction. Each of the n scanning lines **241** is electrically coupled to the gates of a plurality of corresponding transistors **23**. The n scanning lines **241** are electrically coupled to the scanning line drive circuit **11** shown in FIG. **1**. Scanning signals $G1, G2, \dots$, and Gn are supplied line-sequentially from the scanning line drive circuit **11** to the 1 to n scanning lines **241**.

[0052] Each of the m signal lines **242** shown in FIG. **3** extends in the $Y1$ direction, and the m signal lines **242** are arranged at equal intervals in the $X1$ direction. The m signal lines **242** are respectively electrically coupled to the sources of the plurality of corresponding transistors **23**. The m signal lines **242** are electrically coupled to the signal line drive circuit **12** shown in FIG. **1**. Image signals $S1, S2, \dots$, and Sm are supplied in parallel from the signal line drive circuit **12** to the 1 to m signal lines **242**.

[0053] The n scanning lines **241** and the m signal lines **242** shown in FIG. **3** are electrically insulated from each other and disposed in a grid pattern in plan view. A region surrounded by two adjacent scanning lines **241** and two adjacent signal lines **242** corresponds to the pixel P . The transistor **23**, the pixel electrode **25** and a capacitive element **24** are provided for each pixel P . The pixel electrode **25** is provided in a one-to-one relationship for the transistor **23**. Each pixel electrode **25** is electrically coupled to the drain of the corresponding transistor **23**.

[0054] The n constant potential lines **243** are extended in the $X1$ direction, and the n constant potential lines **243** are arranged at equal intervals in the $Y2$ direction. Further, the n constant potential lines **243** are electrically insulated from the n scanning lines **241** and the m signal lines **242**, and are disposed at intervals from these lines. A constant potential

[0055] V_{com} is applied to each constant potential line **243**. Each of the n constant potential lines **243** is electrically coupled to one of the two electrodes of the corresponding capacitive element **24**. Each capacitive element **24** is a storage capacitor for holding the potential of the pixel electrode **25**. The capacitive element **24** is provided in a one-to-one relationship for the transistor **23**. In addition, the other of the two electrodes of each capacitive element **24** is electrically coupled to the corresponding pixel electrode **25**. Therefore, the constant potential V_{com} is applied to one electrode of the capacitive element **24**, and the other electrode is electrically coupled to the drain of the transistor **23**.

[0056] When the scanning signals $G1, G2, \dots$, and Gn sequentially become active, and the n scanning lines **241** are sequentially selected, the transistors **23** coupled to the selected scanning line **241** are turned on. Then, the image signals $S1, S2 \dots$ and Sm with values corresponding to the gradation to be displayed through the m signal lines **242** are taken by the pixel P corresponding to the selected scanning line **241**, and applied to the pixel electrode **25**. Thereby, a voltage corresponding to the gradation to be displayed is applied to a liquid crystal capacitor formed

between the pixel electrode **25** and the common electrode **33** in FIG. **2**, and the orientation of the liquid crystal molecules changes in accordance with the applied voltage. In addition, the applied voltage is held by the capacitive element **24**. Light is modulated due to such changes in the orientation of liquid crystal molecules, making gradation display possible.

1C. Structure of Portion of Element Substrate **2**

[0057] FIG. **4** shows a portion of the element substrate **2** in the display region **A10** of FIG. **2**. As shown in FIG. **4**, the display region **A10** includes a plurality of opening regions **A11**, and a light shielding region **A12**. The plurality of opening regions **A11** are disposed in a matrix in plan view. The shape of the light shielding region **A12** in plan view is a frame shape located between the plurality of opening regions **A11**. Each opening region **A11** is a region in which the pixel electrode **25** is disposed, and is a region through which light passes. On the other hand, the transistor **23** is disposed in the light shielding region **A12**. Although not shown in FIG. **4**, various wiring lines such as the scanning lines **241**, the signal lines **242**, and the constant potential lines **243** shown in FIG. **3**, and the capacitive element **24** are disposed in the light shielding region **A12**.

[0058] FIG. **5** is a cross-sectional view taken along line **A1-A1** in FIG. **4**. FIG. **6** is a cross-sectional view taken along line **A2-A2** in FIG. **4**. As shown in FIGS. **5** and **6**, the element substrate **2** includes the first substrate **21**, which is a “substrate”, and the stacked body **22**. The stacked body **22** includes a plurality of insulating layers **221**, **222**, **223**, **224**, **225**, **226**, **227**, **228** and **229**. The insulating layers **221**, **222**, **223**, **224**, **225**, **226**, **227**, **228** and **229** are stacked in this order from the first substrate **21**. The insulating layers **221** to **229** have light transmittance and an insulating property. The material of each of the insulating layers **221** to **229** is an inorganic material containing silicon, such as silicon oxide and silicon oxynitride. Further, the insulating layer **221** is equivalent to a “second insulating layer”, and the insulating layers **223** and **224** configure a first insulating layer **201**.

[0059] In the stacked body **22**, the transistors **23**, the scanning lines **241**, the signal lines **242**, the first light shielding portion **6**, and the fourth light shielding portion **7** are disposed. Further, in the stacked body **22**, relay electrodes **244**, **245**, **246**, **247**, **248**, and **249** are disposed. In addition, the second light shielding portion **210** is disposed on the first substrate **21**.

[0060] As described above, the first substrate **21** is constituted by, for example, a glass substrate or a quartz substrate. The first substrate **21** has a concave portion **H1**. The concave portion **H1** is a recess formed in the first substrate **21** and is formed for each transistor **23**. The concave portion **H1** is formed in the **Y1** direction which is a direction in which a semiconductor layer **231** to be described later extends.

[0061] The second light shielding portion **210** is disposed within the concave portion **H1**. The second light shielding portion **210** is formed, for example, using a damascene method. The second light shielding portion **210** is provided to prevent light from being incident on the semiconductor layer **231** of the transistor **23**. The first substrate **21** may not have the concave portion **H1**. In this case, the second light shielding portion **210** is disposed on a flat surface of the first substrate **21** which faces in the **Z1** direction. In addition, the second light shielding portion **210** overlaps the semiconductor layer **231** of the transistor **23** to be described below in plan view and is disposed between the first substrate **21** and the semiconductor layer **231**. The second light shielding portion **210** functions as a back surface light shielding portion disposed in a layer below the semiconductor layer **231**.

[0062] The second transistor **23** is disposed on the insulating layer **221**. The transistor **23** includes the semiconductor layer **231**, a gate electrode **232**, and a gate insulating film **233**. The semiconductor layer **231** is disposed on the insulating layer **221** equivalent to a “second insulating layer”. The insulating layer **221** is a layer between the semiconductor layer **231** and the second light shielding portion **210**. Furthermore, the gate electrode **232** is disposed on the insulating layer **222**. The gate insulating film **233** is interposed between the gate electrode **232** and the semiconductor layer **231**. The region of the insulating layer **222** which corresponds to the gate

electrode **232** in plan view is equivalent to the gate insulating film **233**.

[0063] FIG. **7** is a plan view of the transistor **23** in FIG. **5**. The transistor **23** shown in FIG. **7** has a lightly doped drain (LDD) structure. The semiconductor layer **231** extends in the Y1 direction. The width direction of the semiconductor layer **231** is along the X-axis. The semiconductor layer **231** is disposed between the first substrate **21** and the gate electrode **232**. The semiconductor layer **231** has a drain region **231a**, a source region **231b**, a channel region **231c**, a lightly doped drain region **231d**, and a lightly doped source region **231e**. The channel region **231c** is located between the drain region **231a** and the source region **231b**. The lightly doped drain region **231d** is located between the channel region **231c** and the drain region **231a**. The lightly doped source region **231e** is located between the channel region **231c** and the source region **231b**. The semiconductor layer **231** is made of polysilicon, for example. A region other than the channel region **231c** is doped with impurities that increase conductivity. The impurity concentration in the lightly doped drain region **231d** is lower than the impurity concentration in the drain region **231a**. The impurity concentration in the lightly doped source region **231e** is lower than the impurity concentration in the source region **231b**. For example, the transistor **23** does not need to have an LDD structure, and the lightly doped source region **231e** and the lightly doped drain region **231d** may be omitted.

[0064] The gate electrode **232** is made of polysilicon doped with impurities that increase conductivity, for example. Note that the gate electrode **232** may be made of a conductive material of a metal, metal oxide, and metal compound. The gate electrode **232** overlaps with the channel region **231c** of the semiconductor layer **231** in plan view. In addition, the gate insulating film **233** is composed of a silicon oxide film deposited by a heat oxidation or chemical vapor deposition (CVD) method or the like.

[0065] As shown in FIG. **5**, a first light shielding portion **6** is disposed in the insulating layer **222**. The first light shielding portion **6** is formed, for example, using a damascene method. The first light shielding portion **6** is disposed in a through hole formed in the insulating layers **221** to **223**. The through hole includes a first concave portion R1, a second concave portion R2, and a third concave portion R3. The first light shielding portion **6** is directly coupled to the drain region **231a** of the semiconductor layer **231**. Thus, the first light shielding portion **6** is a pixel potential.

[0066] As shown in FIG. **5**, the first light shielding portion **6** includes a first portion **61**, a second portion **62**, and a third portion **63**. The first portion **61** is disposed in the first concave portion R1 described above. The second portion **62** is disposed in the second concave portion R2. The third portion **63** is disposed in the third concave portion R3. The first light shielding portion **6** functions as an upper light shielding portion disposed in a layer above the semiconductor layer **231**.

[0067] As described above, in the element substrate **2**, the second light shielding portion **210** is provided in the lower layer of the semiconductor layer **231**, and the first light shielding portion **6** is disposed in the upper layer of the semiconductor layer **231**. For this reason, a light shielding property can be improved compared to the related art.

[0068] As shown in FIG. **5**, the relay electrode **244** is disposed in the insulating layer **223**. The relay electrode **244** is electrically coupled to the source region **231b** of the semiconductor layer **231** via a contact **271**. For example, the contact **271** is a contact plug that fills a hole that penetrates the insulating layers **222** and **223**. The relay electrode **244** and the contact **271** may be integrally formed of the same material, or may be formed of different materials.

[0069] As shown in FIG. **5**, the scanning line **241**, the relay electrode **245** and the relay electrode **246** are disposed on the insulating layer **224**. The scanning line **241** is electrically coupled to the gate electrode **232** via the fourth light shielding portion **7**. The relay electrode **245** is electrically coupled to the first light shielding portion **6** via a contact **272** that penetrates the insulating layer **224**. The relay electrode **246** is electrically coupled to the relay electrode **244** via a contact **273** that penetrates the insulating layer **224**. In addition, the first insulating layer **201** configured with the insulating layers **224** and **223** is located between the scanning line **241** and the gate electrode **232**.

[0070] As shown in FIG. **6**, the fourth light shielding portion **7** is disposed in the insulating layers

221 to 224. The fourth light shielding portion **7** is formed using, for example, a damascene method. The fourth light shielding portion **7** is directly coupled to the scanning line **241** and the gate electrode **232**. Thus, the fourth light shielding portion **7** is at a gate potential.

[0071] The fourth light shielding portion **7** includes two fourth portions **71** and a fifth portion **72**. The two fourth portions **71** are spaced apart from each other, extend from the scanning line **241** to the second light shielding portion **210**, and are coupled thereto. Thus, the second light shielding portion **210** has the same potential as that of the gate electrode **232** and functions as a back gate. Each of the two fourth portions **71** is positioned on the outer side of the first portion **61** in a direction along the X-axis. The fifth portion **72** is disposed between the two fourth portions **71** and is coupled to the scanning line **241**.

[0072] The relay electrode **247** and the relay electrode **248** are disposed on the insulating layer **225**. The relay electrode **247** is electrically coupled to the relay electrode **246** via a contact **275** that penetrates the insulating layer **225**. The relay electrode **248** is electrically coupled to the relay electrode **245** via a contact **274** that penetrates the insulating layer **225**.

[0073] The signal line **242** is disposed on insulating layer **226**. The signal line **242** is electrically coupled to the relay electrode **247** via a contact **276** that penetrates the insulating layer **226**. Thus, the signal line **242** is electrically coupled to the source region **231b** via the contact **276**, the relay electrode **247**, the contact **275**, the relay electrode **246**, the contact **273**, the relay electrode **244** and the contact **271**.

[0074] As shown in FIG. **6**, the relay electrode **249** is disposed on the insulating layer **226**. The relay electrode **249** is electrically coupled to the relay electrode **248** via a contact **277** that penetrates the insulating layer.

[0075] A capacitive element **24** is disposed on the insulating layer **227**. The capacitive element **24** includes a pair of electrodes **2401** and **2402** and a dielectric layer **2403**. The electrode **2401** is disposed on the insulating layer **227**. The electrode **2402** is disposed on the insulating layer **228**. The dielectric layer **2403** is disposed between the electrodes **2401** and **2402**. The dielectric layer **2403** contains, for example, HfO₂, Al₂O₃, or the like. The electrode **2401** also serves as the constant potential line **243** in FIG. **2**. In addition, as shown in FIG. **6**, the electrode **2402** is electrically coupled to the relay electrode **249** via a contact **278** that penetrates the insulating layers **227** and **228**. Thus, as shown in FIG. **5** or **6**, the electrode **2402** is electrically coupled to the drain region **231a** via the contact **278**, the relay electrode **249**, the contact **277**, the relay electrode **248**, the contact **274**, the relay electrode **245**, the contact **272** and the first light shielding portion **6**.

[0076] As shown in FIG. **5**, the pixel electrode **25** is disposed on the insulating layer **229**. The pixel electrode **25** is electrically coupled to the electrode **2402** via a contact **279** that penetrates the insulating layer **229**.

[0077] Each of the above-mentioned scanning line **241**, signal line **242**, electrode **2401**, electrode **2402**, relay electrodes **244**, **245**, **246**, **247**, **248**, and **249** contains, for example, a metal such as tungsten (W), titanium (Ti), chromium (Cr), iron, and aluminum (Al), a metal nitride, a metal silicide, or the like. These may be single layers or multilayers. For example, these are constituted by a stacked body of an aluminum film and a titanium nitride film.

[0078] In addition, each of the above-mentioned contacts **271** to **279** contains, for example, a metal such as tungsten (W), titanium (Ti), chromium (Cr), iron (Fe), and aluminum (Al), a metal nitride, and a metal silicide. Each of the contacts **271** to **279** may be a single layer or a stacked layer. Each of the contacts **271** to **279** may be formed integrally with the electrode or wiring line to which it is coupled, or may be formed separately.

[0079] The configuration of the element substrate **2** shown in FIGS. **5** and **6** is merely one example. For example, the element substrate **2** may include capacitive elements other than the capacitive element **24**. In addition, the scanning line **241**, the signal line **242**, and the capacitive element **24** are arranged in this order in the Z1 direction, but they do not have to be arranged side by side.

1D. First Light Shielding Portion 6, Fourth Light Shielding Portion 7, and Second Light Shielding

Portion 210

[0080] FIG. 8 is a plan view of the second light shielding portion 210 shown in FIG. 5. The second light shielding portion 210 shown in FIG. 8 has an elongated shape of which the longitudinal direction is a direction along the Y-axis which is a direction in which the scanning line 241 extends in plan view. The second light shielding portion 210 includes a wide portion 211, a first narrow portion 212, and a second narrow portion 213. The wide portion 211 is positioned between the first narrow portion 212 and the second narrow portion 213, and is wider than the first narrow portion 212 and the second narrow portion 213 in a width that is a length along the X-axis. The first narrow portion 212 extends from the wide portion 211 in the Y1 direction. The second narrow portion 213 extends from the wide portion 211 in the Y2 direction.

[0081] Referring to FIGS. 7 and 8, the wide portion 211 overlaps the gate electrode 232 in plan view. The first narrow portion 212 overlaps the source region 231b in plan view. The second narrow portion 213 overlaps the drain region 231a in plan view.

[0082] FIGS. 9 and 10 are plan views of the first light shielding portion 6 and the fourth light shielding portion 7, respectively. In FIG. 10, in order to facilitate understanding, the first portion 61 is hatched, the second portion 62 is meshed, and the third portion 63 is dotted. The fourth portion 71 is hatched, and the fifth portion 72 is dotted.

[0083] As shown in FIG. 9, the first light shielding portion 6 and the fourth light shielding portion 7 overlap the second light shielding portion 210 in plan view. The first light shielding portion 6 and the fourth light shielding portion 7 are disposed to be separated from each other. The fourth light shielding portion 7 is positioned outside the first light shielding portion 6 in plan view. The first light shielding portion 6 overlaps the drain region 231a and the lightly doped drain region 231d of the semiconductor layer 231 in plan view. Furthermore, the fourth light shielding portion 7 overlaps the gate electrode 232 and the channel region 231c of the semiconductor layer 231 in plan view.

[0084] As described above, the first light shielding portion 6 includes the first portion 61, the second portion 62, and the third portion 63. Specifically, the first portion 61 includes a drain coupling portion 611 and two side surface light shielding portions 612. The first portion 61 is provided surrounding the lightly doped drain region 231d between the drain region 231a and the channel region 231c in plan view. The drain coupling portion 611 is a portion that overlaps the drain region 231a in plan view and is directly coupled to the drain region 231a. The drain coupling portion 611 is positioned in the Y2 direction with respect to the second portion 62 and extends along the X-axis. The drain coupling portion 611 overlaps the second light shielding portion 210 in plan view. The side surface light shielding portions 612 do not overlap the semiconductor layer 231 in plan view. Further, the side surface light shielding portions 612 do not overlap the second light shielding portion 210 in plan view. The side surface light shielding portions 612 are positioned in the X1 direction or the X2 direction with respect to the second portion 62 and the third portion 63 in plan view, and extend substantially along the Y-axis.

[0085] The second portion 62 is positioned in the Y2 direction with respect to the third portion 63 in plan view. The second portion 62 overlaps the lightly doped drain region 231d in plan view. The lightly doped drain region 231d is a region of the semiconductor layer 231 in which light leakage is most likely to occur. Thus, the second portion 62 overlaps the lightly doped drain region 231d in plan view, and thus it is possible to effectively curb the incidence of light on the lightly doped drain region 231d by the first light shielding portion 6. Thus, it is possible to effectively curb light leakage.

[0086] As described above, in the present embodiment, the transistor 23 has an LDD structure. However, the lightly doped source region 231e and the lightly doped drain region 231d may be omitted. In this case, it is preferable that the second portion 62 overlap a bonding portion between the drain region 231a and the source region 231b in plan view. The bonding portion is a region where light leakage is likely to occur. Thus, the second portion 62 overlaps the bonding portion in plan view, and thus it is possible to effectively curb the incidence of light on the bonding portion by

the first light shielding portion **6**. Thus, it is possible to effectively curb light leakage.

[0087] In addition, the third portion **63** overlaps the gate electrode **232** in plan view. For this reason, compared to a case where the third portion **63** does not overlap the gate electrode **232** in plan view, it is possible to curb the incidence of light on the semiconductor layer **231**, particularly the lightly doped drain region **231d**.

[0088] As shown in FIG. **9**, each of the fourth portions **71** includes a portion extending along the Y-axis and a portion extending along the X-axis in plan view. The fifth portion **72** extends along the X-axis and is positioned between the two fourth portions **71** in plan view. As shown in FIGS. **9** and **10**, the fifth portion **72** overlaps the gate electrode **232** in plan view. Each of the two fourth portions **71** is positioned outside the first portion **61** in a direction along the X-axis in plan view, and does not overlap the gate electrode **232** in plan view.

[0089] The fourth light shielding portion **7** and the first portion **61** surround the lightly doped drain region **231d** in plan view. For this reason, it is possible to effectively curb the incidence of light from a direction along the XY plane on the lightly doped drain region **231d**.

[0090] Furthermore, the fourth light shielding portion **7** is positioned further outward from the first light shielding portion **6** in the X-axis direction. For this reason, as compared to a case where the fourth light shielding portion **7** is positioned on the inner side of the first light shielding portion **6** in the X-axis direction, it is possible to curb the influence of the fourth light shielding portion **7**, which is a gate potential, on the lightly doped drain region **231d**. Thus, it is possible to curb an increase in an off-leak current. For this reason, the reduction in display quality due to the occurrence of black spots and the like can be curbed. Note that the off-leak current is a leakage current that flows when the transistor **23** is turned off.

[0091] As described above, the potential of the first light shielding portion **6** and the potential of the second light shielding portion **210** are different from each other. Since these potentials are different from each other, it is possible to respectively set the potential of the first light shielding portion **6** and the potential of the second light shielding portion **210**. For this reason, it is possible to reduce the electrical adverse effect of each of the first light shielding portion **6** and the second light shielding portion **210** on the semiconductor layer **231**.

[0092] Specifically, the first portion **61** of the first light shielding portion **6** is directly coupled to the drain region **231a** and is electrically coupled to the drain region **231a**. In addition, the second light shielding portion **210** is electrically coupled to the gate electrode **232** and overlaps the semiconductor layer **231** in plan view. Since the first light shielding portion **6** is electrically coupled to the drain region **231a**, even when the first light shielding portion **6** is brought close to the drain region **231a**, an electrical failure is unlikely to occur. For this reason, the first light shielding portion **6** can be brought close to the lightly doped drain region **231d**. Thus, although each of the second portion **62** and the third portion **63** is separated from the semiconductor layer **231**, it is easy to bring them close to the semiconductor layer **231**. Since the first light shielding portion **6** can be brought close to the semiconductor layer **231**, a light shielding property of the first light shielding portion **6** can be improved compared to the related art. On the other hand, the second light shielding portion **210** is electrically coupled to the gate electrode **232**, and thus the second light shielding portion **210** can be used as a back gate.

[0093] The first light shielding portion **6** is at a pixel potential and not at a gate potential. Thus, even when the first light shielding portion **6** is disposed near the semiconductor layer **231**, it is possible to curb the influence of the gate potential on the semiconductor layer **231**. More specifically, the increase in off-leak current due to the gate potential coming closer to the region other than the channel region **231c** of the semiconductor layer **231** can be curbed. In this manner, the reduction in display quality due to the occurrence of black spots and the like can be curbed.

[0094] Examples of materials for the first light shielding portion **6**, the second light shielding portion **210**, and the fourth light shielding portion **7** include metals such as tungsten (W), titanium (Ti), chromium (Cr), iron (Fe), and aluminum (Al), metal nitrides, and metal silicides. Among

these, it is preferable that the first light shielding portion **6** and the fourth light shielding portion **7** contain tungsten. Among various metals, tungsten is excellent in heat resistance, and its optical density (OD) value is unlikely decrease through heat treatment during manufacturing, for example. Thus, the first light shielding portion **6**, the second light shielding portion **210**, and the fourth light shielding portion **7** contain tungsten, and thus it is possible to particularly effectively prevent light from being incident on the semiconductor layer **231** by the first light shielding portion **6**, the second light shielding portion **210**, and the fourth light shielding portion **7**. Furthermore, the materials of the first light shielding portion **6**, the second light shielding portion **210**, and the fourth light shielding portion **7** may be the same as or different from each other.

[0095] FIG. **11** is a cross-sectional view taken along line A3-A3 in FIG. **9**. FIG. **12** is a cross-sectional view taken along line A4-A4 in FIG. **9**.

[0096] As shown in FIGS. **11** and **12**, the two side surface light shielding portions **612** of the first portion **61** are disposed on the outer side of the semiconductor layer **231** in the X-axis direction. That is, the two side surface light shielding portions **612** are disposed on both sides of the semiconductor layer **231** in the width direction. For this reason, it is possible to curb the incidence of light on the semiconductor layer **231** in the X1 direction and the X2 direction by the two side surface light shielding portions **612**. In addition, the side surface light shielding portion **612** is disposed to extend in a direction along the Z-axis over the first substrate **21** and the insulating layers **221**, **222**, and **223**. In other words, the side surface light shielding portion **612** extends long in the Z2 direction so as to reach the first substrate **21** from the first insulating layer **201** and protrudes to the first substrate **21**. In addition, the side surface light shielding portion **612** protrudes in the Z2 direction further than the second light shielding portion **210**.

[0097] Further, as shown in FIG. **5**, FIG. **11**, or FIG. **12**, the side surface light shielding portion **612** of the first portion **61** extends from the first insulating layer **201**, which is a layer between the scanning line **241** and the gate electrode **232**, in the Z2 direction further than the second light shielding portion **210**. Since the first portion **61** extends in the Z2 direction further than the second light shielding portion **210**, it is possible to curb a concern that light enters the semiconductor layer **231** from between the first light shielding portion **6** and the second light shielding portion **210**, for example, as compared with a case where the first portion **61** is located in the Z2 direction. Thus, the quality of the electro-optical device **100** can be stabilized because it is possible to maintain a constant light shielding performance as compared with the related art.

[0098] Further, in the plurality of electro-optical devices **100**, it is possible to curb occurrence of a variation in light resistance of the semiconductor layer **231** due to a processing variation of the side surface light shielding portion **612**. Specifically, when the end portion of the side surface light shielding portion **612** in the Z2 direction is positioned in a layer above the second light shielding portion **210**, a distance between the side surface light shielding portion **612** and the second light shielding portion **210** varies for each pixel P due to manufacturing errors or the like. On the other hand, in the present embodiment, each of the side surface light shielding portions **612** extends from the first insulating layer **201** in the Z2 direction further than the second light shielding portion **210**. For this reason, even when the position of the end portion of the side surface light shielding portion **612** in the Z2 direction varies for each pixel P, it is possible to reduce a variation in the light resistance of the semiconductor layer **231**. Thus, it is possible to effectively curb a decrease in yield. Since it is possible to maintain a constant light shielding shape as compared with the related art, it is possible to stabilize the quality of the electro-optical device **100**.

[0099] Although the side surface light shielding portions **612** of the first portion **61** extend from the first insulating layer **201** in the Z2 direction further than the second light shielding portion **210**, the first portion **61** may extend at least from the first insulating layer **201** to the same layer as the second light shielding portion **210**. The first portion **61** extends to at least the same layer, and thus it is possible to curb a concern that light enters the semiconductor layer **231** from between the first light shielding portion **6** and the second light shielding portion **210**.

[0100] As shown in FIG. 5, the drain coupling portion **611** of the first portion **61** extends from the first insulating layer **201** to the drain region **231a**. The second portion **62** is provided between the semiconductor layer **231** and the insulating layer **225** which is a layer in which the scanning line **241** is provided. The third portion **63** is provided between the gate electrode **232** and the insulating layer **225**.

[0101] A length **L3** of the third portion **63** in the **Z2** direction, a length **L2** of the second portion **62** in the **Z2** direction, and a length **L1** of the first portion **61** in the **Z2** direction increase in this order. The length **L1** is the longest. Thus, the lengths **L1**, **L2**, and **L3** satisfy a relationship of $L3 < L2 < L1$. Each of the lengths **L1**, **L2**, and **L3** is a maximum length. Thus, the length **L1** is the length of the side surface light shielding portion **612**.

[0102] According to the configuration of the first light shielding portion **6** in which the lengths **L1**, **L2**, and **L3** satisfy a relationship of $L3 < L2 < L1$, the first light shielding portion **6** can be disposed near the semiconductor layer **231**. For this reason, it is possible to more effectively curb the incidence of light on the semiconductor layer **231** than the related art. Thus, it is possible to prevent the operation of the transistor **23** from becoming unstable. As a result, it is possible to curb a concern that display defects such as uneven brightness occur. Thus, it is possible to curb deterioration in display quality.

[0103] In addition, other wiring lines and electrodes are not interposed between the first light shielding portion **6** and the semiconductor layer **231**. For this reason, it is possible to bring the first light shielding portion **6** close to the semiconductor layer **231**. Thus, as compared with a case where wiring lines and electrodes are interposed between the first light shielding portion **6** and the semiconductor layer **231**, it is possible to curb the incidence of light on the semiconductor layer **231** in the **Z1** direction by the first light shielding portion **6**.

[0104] The upper surfaces of the first portion **61**, the second portion **62**, and the third portion **63** are flush with each other. Thus, a distance **D1** between the first portion **61** and the semiconductor layer **231**, a distance **D2** between the second portion **62** and the semiconductor layer **231**, and a distance **D3** between the third portion **63** and the semiconductor layer **231** increase in this order. The distance **D3** is the longest. Thus, the lengths **D1**, **D2**, and **D3** satisfy a relationship of $D1 < D2 < D3$. The length **D3** is 0 (zero). For this reason, the second portion **62** is closer to the semiconductor layer **231** than the third portion **63** in a direction along the **Z**-axis. The first light shielding portion **6** includes the second portion **62**, it is possible to bring the first light shielding portion **6** close to the semiconductor layer **231**. Thus, the incidence of light on the semiconductor layer **231** can be more effectively exhibited.

[0105] In particular, the surface of the second portion **62** which faces the semiconductor layer **231** is preferably provided at a position between the surface of the gate electrode **232** which faces the semiconductor layer **231** and the surface of the gate electrode **232** which faces the scanning line **241** in a direction along the **Z**-axis. The surface of the second portion **62** which faces the semiconductor layer **231** is provided at such a position, and thus a distance between the second portion **62** and the semiconductor layer **231** can be significantly reduced. Furthermore, the second portion **62** overlaps the lightly doped drain region **231d** in plan view, and thus the second portion **62** can be brought significantly close to the lightly doped drain region **231d**. That is, a distance between the second portion **62** and the lightly doped drain region **231d** can be made significantly smaller than that in the related art. For this reason, it is possible to prevent light from being incident on the semiconductor layer **231**, particularly on the lightly doped drain region **231d** in the **Z1** direction. Curbing the incidence of light in the **Z1** direction is particularly effective in a mode in which light is incident from the opposing substrate **3** as in the present embodiment.

[0106] As shown in FIG. 11, the side surface light shielding portions **612** extend from the first insulating layer **201** in the **Z2** direction further than the second light shielding portion **210**, and thus the semiconductor layer **231** is surrounded by the first light shielding portion **6** and the second light shielding portion **210** when viewed in the **Y1** direction. For this reason, it is possible to curb the

incidence of light on the semiconductor layer **231** from any angle when viewed in the **Y1** direction. [0107] As described above, the side surface light shielding portion **612** and the second light shielding portion **210** do not overlap each other in plan view. For this reason, the side surface light shielding portion **612** having a potential different from that of the second light shielding portion **210** can be extended in the **Z2** direction further than the second light shielding portion **210**. Thus, it is possible to form a state in which the semiconductor layer **231** is surrounded by the first light shielding portion **6** and the second light shielding portion **210** when viewed in the **Y1** direction. For this reason, it is possible to particularly effectively curb the incidence of light on the semiconductor layer **231**.

[0108] For example, the third concave portion **R3** may be omitted. In this case, the third portion **63** may be omitted.

1E. Method of Manufacturing First Light Shielding Portion **6**

[0109] The first light shielding portion **6** described above is manufactured by, for example, the following method. The method of manufacturing the first light shielding portion **6** is not limited to the following method.

[0110] FIG. **13** is a cross-sectional view showing a method of manufacturing the first concave portion **R1**. FIG. **14** is a plan view showing a method of manufacturing the first concave portion **R1**. As shown in FIGS. **13** and **14**, after the insulating layer **223** is formed, the first concave portion **R1** penetrating the first substrate **21** and the insulating layers **221** to **223** is formed by etching. For example, when the first substrate **21** and the insulating layers **221** to **223** are formed of an inorganic material containing silicon, a portion of the insulating layers **221** to **223** is removed by etching using a fluorine-based etchant.

[0111] FIG. **15** is a cross-sectional view showing a method of manufacturing the second concave portion **R2**. FIG. **16** is a plan view showing a method of manufacturing the second concave portion **R2**. Next, as shown in FIGS. **15** and **16**, the second concave portion **R2** is formed in the insulating layer **223** by etching. As described above, for example, when the insulating layer **223** is made of an inorganic material containing silicon, a portion of the insulating layer **223** is removed by etching using a fluorine-based etchant.

[0112] FIG. **17** is a cross-sectional view showing a method of manufacturing the third concave portion **R3**. Next, as shown in FIG. **17**, the third concave portion **R3** is formed in the insulating layer **223** by etching. As described above, for example, when the insulating layer **223** is made of an inorganic material containing silicon, a portion of the insulating layer **223** is removed by etching using a fluorine-based etchant.

[0113] The order of manufacturing the first concave portion **R1**, the second concave portion **R2**, and the third concave portion **R3** is not limited to the above-described order. For example, portions of the first concave portion **R1**, the second concave portion **R2**, and the third concave portion **R3** may be formed at the same time.

[0114] FIG. **18** is a diagram showing a method of manufacturing the first light shielding portion **6**. As shown in FIG. **18**, the first light shielding portion **6** is formed by filling the first concave portion **R1**, the second concave portion **R2**, and the third concave portion **R3** with a conductive material such as tungsten.

2. Second Embodiment

[0115] In a second embodiment described below, for elements having the same operations or functions as those in the first embodiment, the reference numerals used in the description of the first embodiment will be used, and detailed descriptions thereof will be omitted as appropriate.

[0116] FIGS. **19** and **20** are cross-sectional views showing a second light shielding portion **210A** according to the second embodiment. FIG. **21** is a plan view showing the second light shielding portion **210A** shown in FIG. **19**. FIG. **22** is a diagram showing a planar arrangement of the second light shielding portion **210A** and a first light shielding portion **6** shown in FIG. **19**.

[0117] The second light shielding portion **210A** shown in FIGS. **19** to **21** does not overlap a portion

of a semiconductor layer **231** in plan view. Specifically, the second light shielding portion **210A** overlaps a source region **231b**, a channel region **231c**, a lightly doped drain region **231d**, and a lightly doped source region **231e** in plan view, but does not overlap a drain region **231a**.

[0118] As shown in FIG. **22**, the second light shielding portion **210A** does not overlap the first light shielding portion **6** in plan view. For this reason, the first light shielding portion **6** having a potential different from that of the second light shielding portion **210A** can be easily extended from a first insulating layer **201** in the Z2 direction further than the second light shielding portion **210** without being in contact with the second light shielding portion **210A**. In addition, since the second light shielding portion **210A** and a side surface light shielding portion **612** do not overlap each other in plan view, it is possible to reduce a concern that the second light shielding portion **210A** and the side surface light shielding portion **612** come into contact with each other due to manufacturing errors as compared with the first embodiment.

[0119] In addition, as described above, since the second light shielding portion **210A** does not overlap the drain region **231a**, it is possible to curb an increase in an off-leakage current due to the second light shielding portion **210A** having a gate potential approaching the drain region **231a**. Thus, it is easy to bring the second light shielding portion **210A** close to the semiconductor layer **231**. Thus, it is possible to effectively curb the incidence of light on the semiconductor layer **231** from the back surface.

[0120] From this viewpoint, it is preferable that the second light shielding portion **210A** do not overlap the lightly doped drain region **231d** in plan view. However, it is preferable that the second light shielding portion **210A** overlap the lightly doped drain region **231d** in plan view, not from the viewpoint of bringing the second light shielding portion **210A** close to the semiconductor layer **231** but from the viewpoint of curbing the incidence of light on the semiconductor layer **231** by increasing planar overlapping between the semiconductor layer **231** and the second light shielding portion **210A**.

3. Third Embodiment

[0121] In a third embodiment described below, for elements having the same operations or functions as those in the first embodiment, the reference numerals used in the description of the first embodiment will be used, and detailed descriptions thereof will be omitted as appropriate.

[0122] FIGS. **23** and **24** are cross-sectional views showing a third light shielding portion **250** according to a third embodiment. FIG. **25** is a plan view showing the third light shielding portion **250** shown in FIG. **23**.

[0123] As shown in FIGS. **23** and **24**, in the present embodiment, the third light shielding portion **250** is provided on a first substrate **21**. The third light shielding portion **250** is separated from a second light shielding portion **210** and is disposed in a layer below the second light shielding portion **210**.

[0124] The third light shielding portion **250** is provided in a concave portion H2 of the first substrate **21**. The concave portion H2 is a recess formed in the first substrate **21**, and is formed for each transistor **23**. The concave portion H2 is formed in the Y1 direction, which is an extension direction of the semiconductor layer **231**. The third light shielding portion **250** is disposed in the concave portion H2. The third light shielding portion **250** is formed, for example, using a damascene method. When the concave portion H2 is not provided in the first substrate **21**, the third light shielding portion **250** is disposed on a flat surface of the first substrate **21** facing in the Z1 direction. The third light shielding portion **250** overlaps the semiconductor layer **231** in plan view, and is disposed between the first substrate **21** and the semiconductor layer **231**. The third light shielding portion **250** functions as a back surface light shielding portion disposed in a layer below the semiconductor layer **231** together with the second light shielding portion **210**.

[0125] The third light shielding portion **250** contains, for example, a metal such as tungsten, titanium, chromium, iron, or aluminum, a metal nitride, or a metal silicide.

[0126] In the present embodiment, the second light shielding portion **210** is disposed on an

insulating layer **219** provided on the first substrate **21**. The insulating layer **219** is formed of an inorganic material containing silicon such as silicon oxide, and is, for example, the same material as the insulating layer **221** or the like.

[0127] The first light shielding portion **6** of the present embodiment extends from an insulating layer **223** to the third light shielding portion **250**. The first light shielding portion **6** is in contact with the third light shielding portion **250**. For this reason, the third light shielding portion **250** has the same potential as that of the first light shielding portion **6**, specifically, a pixel potential.

[0128] As shown in FIG. **25**, the third light shielding portion **250** has an elongated shape of which the longitudinal direction is a direction along the Y axis which is a direction in which a scanning line **241** extends in plan view. The third light shielding portion **250** includes a wide portion **251**, a first narrow portion **252**, and a second narrow portion **253**. The wide portion **251** is positioned between the first narrow portion **252** and the second narrow portion **253**, and is wider than the first narrow portion **252** and the second narrow portion **253** in a width that is a length along the X-axis. The first narrow portion **252** extends from the wide portion **251** in the Y1 direction. The second narrow portion **253** extends from the wide portion **251** in the Y2 direction.

[0129] Although not shown in the drawing in detail, the wide portion **251** is in contact with the side surface light shielding portion **612** of the first light shielding portion **6**. In addition, the third light shielding portion **250** overlaps the side surface light shielding portion **612** in plan view, but the second light shielding portion **210** does not overlap the side surface light shielding portion **612** in plan view. For this reason, the plane area of the third light shielding portion **250** is larger than the plane area of the second light shielding portion **210** by the plane area of the side surface light shielding portion **612**.

[0130] As described above, in the present embodiment, the third light shielding portion **250** is provided between the first substrate **21** and the second light shielding portion **210**. The side surface light shielding portion **612** is directly coupled to the third light shielding portion **250**. Since the third light shielding portion **250** is provided, it is possible to shield light that may enter the semiconductor layer **231** from between the second light shielding portion **210** and the side surface light shielding portion **612**.

[0131] In addition, it is preferable that the length, that is, a thickness **D21** of the second light shielding portion **210** along the Z-axis be larger than a thickness **D25** of the third light shielding portion **250**. The second light shielding portion **210** is closer to the semiconductor layer **231** than the third light shielding portion **250**. For this reason, the thickness **D21** is larger than the thickness **D25**, and thus it is possible to improve the effect of curbing the incidence of light on the semiconductor layer **231** as compared with a case where the thickness **D21** is smaller than the thickness **D25**.

[0132] The thickness **D21** may be equal to or less than the thickness **D25**.

4. Modification Example

[0133] The embodiments illustrated above may be modified in various ways. Specific modifications that can be applied to the above-described embodiments are illustrated below. Two or more aspects arbitrarily selected from examples below may be combined appropriately as long as contradiction is not caused.

[0134] In the above description, the fourth light shielding portion **7** is coupled to the second light shielding portion **210**, but may not be coupled. In addition, the fourth light shielding portion **7** may be omitted.

[0135] In each of the embodiments described above, the electro-optical device **100** using an active matrix scheme is illustrated, but the present embodiment is not limited thereto and a drive scheme for the electro-optical device **100** may be, for example, a passive matrix scheme.

[0136] The driving scheme of the “electro-optical device” is not limited to a vertical electric field scheme, but may be a transverse electric field scheme. An example of the transverse electric field scheme may include an In Plane Switching (IPS) mode. Further, examples of the vertical electric

field scheme may include a twisted nematic (TN) mode, a vertical alignment (VA) mode, a PVA mode, and an optically compensated bend (OCB) mode.

5. Electronic Apparatus

[0137] The electro-optical device **100** can be used in various electronic apparatuses.

[0138] FIG. **26** is a perspective view showing a personal computer **2000** that is an example of the electronic apparatus. The personal computer **2000** includes the electro-optical device **100** that displays various images, a body unit **2010** in which a power switch **2001** and a keyboard **2002** are installed, and a control unit **2003**. The control unit **2003** includes, for example, a processor and a memory, and controls an operation of the electro-optical device **100**.

[0139] FIG. **27** is a plan view showing a smartphone **3000** that is an example of the electronic apparatus. The smartphone **3000** includes an operation button **3001**, an electro-optical device **100** that displays various images, and a control unit **3002**. Screen content displayed on the electro-optical device **100** is changed according to an operation of the operation button **3001**. The control unit **3002** includes, for example, a processor and a memory, and controls an operation of the electro-optical device **100**.

[0140] FIG. **28** is a schematic diagram showing a projector that is an example of the electronic apparatus. A projection type display apparatus **4000** is, for example, a three-panel projector. An electro-optical device **1r** is an electro-optical device **100** corresponding to a red display color, an electro-optical device **1g** is an electro-optical device **100** corresponding to a green display color, and an electro-optical device **1b** is an electro-optical device **100** corresponding to a blue display color. That is, the projection type display apparatus **4000** includes three electro-optical devices **1r**, **1g**, and **1b** corresponding to respective red, green, and blue display colors. A control unit **4005** includes, for example, a processor and a memory, and controls an operation of the electro-optical device **100**.

[0141] An illumination optical system **4001** supplies a red component **r** of the light emitted from an illumination apparatus **4002**, which is a light source, to the electro-optical device **1r**, a green component **g** to the electro-optical device **1g**, and a blue component **b** to the electro-optical device **1b**. Each of the electro-optical devices **1r**, **1g**, and **1b** functions as an optical modulator such as a light valve that modulates each monochromatic light beam supplied from the illumination optical system **4001** according to a displayed image. A projection optical system **4003** combines the light emitted from the respective electro-optical devices **1r**, **1g**, and **1b** and projects the combined light onto a projection surface **4004**.

[0142] The electronic apparatus includes the electro-optical device **100** described above and a control unit **2003**, **3002**, or **4005**. The electro-optical device **100** described above has an excellent light shielding property because of the light shielding portion **6** of the semiconductor layer **231**, and thus the destabilization of the operation of the transistor **23** is curbed. In this manner, the concern of the occurrence of display failures is curbed. Thus, with the electro-optical device **100**, the display quality of the personal computer **2000**, the smartphone **3000**, or the projection type display apparatus **4000** can be increased.

[0143] An electronic apparatus to which the electro-optical device of the present disclosure is applied is not limited to the illustrated device, and examples thereof may include a personal digital assistant (PDA), a digital still camera, a television, a video camera, a car navigation apparatus, an in-vehicle display, an electronic notebook, an electronic paper, a calculator, a word processor, a workstation, a videophone, and a point of sale (POS) terminal. Further, examples of the electronic apparatus to which the present disclosure is applied may include a printer, a scanner, a copier, a video player, and a device including a touch panel.

[0144] Although the present disclosure has been described above based on the preferred embodiments, the present disclosure is not limited to the above-described embodiments. Further, a configuration of the respective portions of the present disclosure can be replaced with any configuration that performs the same function as that in the embodiment described above, or any

configuration can be added.

[0145] Further, in the above description, the liquid crystal display device has been described as an example of the electro-optical device of the present disclosure, but the electro-optical device of the present disclosure is not limited thereto. For example, the electro-optical device of the present disclosure can be applied to an image sensor, or the like.

Claims

1. An electro-optical device comprising: a substrate; a transistor including a gate electrode disposed in a first direction with respect to the substrate and a semiconductor layer disposed between the substrate and the gate electrode; a scanning line disposed in the first direction with respect to the gate electrode and electrically coupled to the gate electrode; a first light shielding portion disposed in the first direction with respect to the semiconductor layer and overlapping the semiconductor layer in plan view when viewed in the first direction; and a second light shielding portion disposed in a second direction opposite to the first direction with respect to the semiconductor layer and overlapping the semiconductor layer in plan view, wherein a potential of the first light shielding portion and a potential of the second light shielding portion are different from each other, and the first light shielding portion includes a side surface light shielding portion that is provided on both sides of the semiconductor layer in a width direction and extends from a first insulating layer between the scanning line and the gate electrode to the same layer as the second light shielding portion or further, in the second direction, than the second light shielding portion.
2. The electro-optical device according to claim 1, wherein the first light shielding portion includes a first portion including the side surface light shielding portion, a second portion, and a third portion, the second portion is provided between the semiconductor layer and a layer in which the scanning line is provided, the third portion is provided between the gate electrode and a layer in which the scanning line is provided, and a length of the third portion in the second direction, a length of the second portion in the second direction, and a length of the first portion in the second direction are in ascending order, and the length of the first portion in the second direction is longest.
3. The electro-optical device according to claim 1, wherein the semiconductor layer includes a drain region, a source region, and a channel region provided between the drain region and the source region, the first light shielding portion is electrically coupled to the drain region and includes a drain coupling portion overlapping the drain region in plan view, and the second light shielding portion is electrically coupled to the gate electrode.
4. The electro-optical device according to claim 1, wherein the semiconductor layer extends in a third direction intersecting the first direction, and the semiconductor layer is surrounded by the first light shielding portion and the second light shielding portion when viewed in the first direction.
5. The electro-optical device according to claim 1, wherein the side surface light shielding portion and the second light shielding portion do not overlap each other in plan view.
6. The electro-optical device according to claim 1, wherein the semiconductor layer includes a drain region, a source region, and a channel region provided between the drain region and the source region, the first light shielding portion includes a first portion having the side surface light shielding portion and a drain coupling portion electrically coupled to the drain region and overlapping the drain region in plan view, and the first portion and the second light shielding portion do not overlap each other in plan view.
7. The electro-optical device according to claim 6, wherein the second light shielding portion does not overlap the drain region in plan view.
8. The electro-optical device according to claim 6, wherein the first portion is provided surrounding a gap between the drain region and the channel region in plan view.
9. The electro-optical device according to claim 1, further comprising a third light shielding portion

disposed between the substrate and the second light shielding portion, wherein the side surface light shielding portion is coupled to the third light shielding portion.

10. The electro-optical device according to claim 9, wherein the second light shielding portion has a thickness greater than a thickness of the third light shielding portion.

11. The electro-optical device according to claim 1, wherein the side surface light shielding portion protrudes in the second direction further than the second light shielding portion.

12. An electronic apparatus comprising: the electro-optical device according to claim 1; and a control unit configured to control an operation of the electro-optical device.
