

US Patent & Trademark Office

Patent Public Search | Text View

United States Patent
Kind Code
Date of Patent
Inventor(s)

12412776
B2
September 09, 2025
Chiu; Tzu-wei

Method for manufacturing semiconductor stack structure with ultra thin die

Abstract

A method for manufacturing a semiconductor stack structure with an ultra-thin die includes: forming a stop layer structure inside a semiconductor substrate by ion implantation, and then providing electrical components and an inner connection layer on an active surface of the semiconductor substrate to form a semiconductor wafer; enabling inner connection layers of two semiconductor wafers to be opposite and bonded together up and down; removing part of the semiconductor substrate and the stop layer structure of the upper one of the semiconductor wafers from a backside of the upper one of the semiconductor wafers through a backside grinding process and a thinning process, enabling the upper one of the semiconductor wafers to form a thinned semiconductor wafer; carrying out bonding, backside grinding and thinning processes on the other semiconductor wafer one by one on the thinned semiconductor wafer to stack another thinned semiconductor wafer upwards one by one; and finally, carrying out backside grinding and thinning processes on a semiconductor wafer at a bottom. By means of the manufacturing method, a plurality of layers of thinned semiconductor wafers can be stacked, and the requirement for high integration is met.

Inventors:	Chiu; Tzu-wei (Zhubei, TW)
Applicant:	Nexthin Technology (George Town Grand Cayman, KY)
Family ID:	84141026
Assignee:	Nexthin Technology (George Town, KY)
Appl. No.:	18/561734
Filed (or PCT Filed):	May 19, 2021
PCT No.:	PCT/CN2021/094503
PCT Pub. No.:	WO2022/241662
PCT Pub. Date:	November 24, 2022

Prior Publication Data

Document Identifier	Publication Date
US 20240249973 A1	Jul. 25, 2024

Publication Classification

Int. Cl.:	H01L21/762 (20060101); H01L21/02 (20060101); H01L21/304 (20060101); H01L21/768 (20060101)
U.S. Cl.:	
CPC	H01L21/76251 (20130101); H01L21/02164 (20130101); H01L21/304 (20130101); H01L21/76898 (20130101);

Field of Classification Search

USPC: None

References Cited

U.S. PATENT DOCUMENTS

Patent No.	Issued Date	Patentee Name	U.S. Cl.	CPC
6169000	12/2000	Ohkubo	438/270	H01L 21/76251

FOREIGN PATENT DOCUMENTS

Patent No.	Application Date	Country	CPC
101320684	12/2007	CN	N/A
101853804	12/2009	CN	N/A
101971328	12/2010	CN	N/A
H1017444	12/1997	JP	N/A
2000106333	12/1999	JP	N/A
2001068495	12/2000	JP	N/A
2010245290	12/2009	JP	N/A
2011138825	12/2010	JP	N/A
2013004715	12/2012	JP	N/A
2015012291	12/2014	JP	N/A
2009107883	12/2008	WO	N/A
2019039335	12/2018	WO	N/A

OTHER PUBLICATIONS

The Non-Final Office Action, dated Dec. 19, 2024, in U.S. Appl. No. 18/893,967. cited by applicant

Primary Examiner: Sarkar; Asok K

Background/Summary

FIELD OF THE INVENTION

(1) The present disclosure relates to a method for manufacturing a semiconductor structure, and more particularly to a method for manufacturing a semiconductor stack structure with an ultra-thin die.

BACKGROUND OF THE INVENTION

(2) With the vigorous development of the electronic industry, electronic products are gradually entering the research and development direction of multi-function and high performance, and semiconductor technology has been widely used in the manufacturing of memories, central processing units and other chipsets. In order to achieve high integration and high speed, the size of semiconductor integrated circuits is continuously reduced. At present, a variety of different materials and technologies have been developed to meet the above requirements for integration and high speed, and a stack structure including multiple substrates has also been developed to improve the operating speed of the circuits. When semiconductor planar packaging technology has reached its limit, the need for miniaturization may be met by integration. Wafer stacking is a great tool for the future of technology, and it is also a target that needs to be improved in the related art.

SUMMARY OF THE INVENTION

(3) The present disclosure provides a method for manufacturing a semiconductor stack structure with an ultra-thin die. By means of the method, the semiconductor stack structure with the ultra-thin die may meet the requirements for high integration and high speed, and has better electrical characteristics and efficiency.

(4) A method for manufacturing a semiconductor stack structure with an ultra-thin die according to the present disclosure includes: manufacturing a plurality of semiconductor wafers, and selecting one of the semiconductor wafers as a first semiconductor wafer at a bottom layer, and part of the semiconductor wafers as a second semiconductor wafer and third semiconductor wafers to be stacked, each of the semiconductor wafers being manufactured by the following steps: providing a semiconductor substrate having an active surface and a backside that are opposite to each other; forming a stop layer structure in the semiconductor substrate to divide the semiconductor substrate into a first substrate part and a second substrate part, where the first substrate part is located between the stop layer structure and the active surface, the second substrate part is located between the stop layer structure and the backside, the stop layer structure at least includes a silicon nitride layer, and the silicon nitride layer is manufactured by carrying out a nitrogen ion implantation process at a first depth of the semiconductor substrate firstly and then carrying out a high temperature treatment process to form the silicon nitride layer in a nitrogen ion implanted region; and providing, on the active surface, a plurality of electrical components and an inner connection layer including a plurality of interconnection points, and providing a plurality of conductive structures in the first substrate part to be connected to the inner connection layer and the stop layer structure; flipping the second semiconductor wafer with respect to the first semiconductor wafer, enabling the inner connection layer of the first semiconductor wafer and the inner connection layer of the second semiconductor wafer to be opposite to each other and bonded together by hybrid bonding; carrying out a first backside grinding process from the backside of the second semiconductor wafer to remove a portion of the second substrate part of the second semiconductor wafer; carrying out a first thinning process to form a thinned second semiconductor wafer; carrying out a second backside grinding process from the backside of the first semiconductor wafer to remove a portion of the second substrate part of the first semiconductor wafer; and carrying out a second thinning process to form a thinned first semiconductor wafer, where the first thinning process and the second thinning process include: a step of substrate removal for removing the remaining second substrate part to expose the stop layer structure; and a step of stop layer removal for removing the stop layer structure to expose the first substrate part and the conductive structures.

(5) According to one embodiment of the present disclosure, before the second backside grinding

process is carried out, a plurality of thinned third semiconductor wafers may be stacked on the thinned second semiconductor wafer in sequence, where each of the thinned third semiconductor wafers is stacked by the following steps: flipping the third semiconductor wafer with respect to the first semiconductor wafer, enabling the inner connection layer of the third semiconductor wafer to be opposite to and bonded with the first substrate part of the thinned second semiconductor wafer; carrying out a third backside grinding process from the backside of the third semiconductor wafer to remove a portion of the second substrate part of the third semiconductor wafer; and carrying out a third thinning process, including a step of substrate removal and a step of stop layer removal.

(6) According to one embodiment of the present disclosure, the stop layer structure further includes a silicon dioxide layer, and the silicon dioxide layer is disposed on the silicon nitride layer and located between the silicon nitride layer and the active surface.

(7) According to one embodiment of the present disclosure, the silicon dioxide layer is formed by the following steps: carrying out, after the nitrogen ion implantation process, an oxygen ion implantation process at a second depth of the semiconductor substrate firstly, the second depth being less than the first depth; and then carrying out a high temperature treatment process to form the silicon dioxide layer in an oxygen ion implanted region.

(8) According to one embodiment of the present disclosure, the step of stop layer removal includes: removing the silicon nitride layer firstly and then removing the silicon dioxide layer.

(9) According to one embodiment of the present disclosure, the step of substrate removal is selected from one of chemical mechanical polishing, wet etching or plasma dry etching, where a selection ratio of silicon to silicon nitride is 20-80.

(10) According to one embodiment of the present disclosure, the silicon nitride layer and the silicon dioxide layer are removed by one of chemical mechanical polishing and plasma dry etching, where a selection ratio of silicon nitride to silicon dioxide is 10-20, and a selection ratio of silicon dioxide to silicon is about 5.

(11) According to one embodiment of the present disclosure, a distance between the stop layer structure and the active surface is 1 micron-5 microns, and a thickness of the thinned second semiconductor wafer is not greater than 12 microns.

(12) According to one embodiment of the present disclosure, after the thinned first semiconductor wafer is formed, the method further includes the following steps: providing a plurality of solder balls on a side, away from the thinned second semiconductor wafer, of the thinned first semiconductor wafer to be electrically connected to the conductive structures respectively; and carrying out an electrical test and die sawing.

(13) A method for manufacturing a semiconductor stack structure with an ultra-thin die according to the present disclosure includes: manufacturing a plurality of semiconductor wafers, each of the semiconductor wafers being manufactured by the following steps: providing a semiconductor substrate having an active surface and a backside that are opposite to each other; forming a stop layer structure in the semiconductor substrate to divide the semiconductor substrate into a first substrate part and a second substrate part, where the first substrate part is located between the stop layer structure and the active surface, the second substrate part is located between the stop layer structure and the backside, the stop layer structure at least includes a silicon nitride layer, and the silicon nitride layer is manufactured by carrying out a nitrogen ion implantation process at a first depth of the semiconductor substrate firstly and then carrying out a high temperature treatment process to form the silicon nitride layer in a nitrogen ion implanted region; and providing, on the active surface, a plurality of electrical components and an inner connection layer including a plurality of interconnection points, and providing a plurality of conductive structures in the first substrate part to be connected to the inner connection layer and the stop layer structure; selecting one of the semiconductor wafers as a first semiconductor wafer at a bottom layer, and carrying out die sawing on part of the semiconductor wafers as a first batch of semiconductor chips and at least one second batch of semiconductor chips to be stacked; flipping the first batch of semiconductor

chips with respect to the first semiconductor wafer, enabling the inner connection layers of the first batch of semiconductor chips and the inner connection layer of the first semiconductor wafer to be opposite to each other and bonded together by hybrid bonding; carrying out a first molding process to form a first molding compound on the first semiconductor wafer to cover the first batch of semiconductor chips; carrying out a first backside grinding process, removing part of the first molding compound from a side, away from the first semiconductor wafer, of the first molding compound, and removing a portion of the second substrate parts of the first batch of semiconductor chips; carrying out a first thinning process to form a first semiconductor chip layer; carrying out a second backside grinding process from the backside of the first semiconductor wafer to remove a portion of the second substrate part of the first semiconductor wafer; and carrying out a second thinning process to form a thinned first semiconductor wafer, where the first thinning process and the second thinning process include: a step of substrate removal for removing the remaining second substrate part to expose the stop layer structure; and a step of stop layer removal for removing the stop layer structure to expose the first substrate part and the conductive structures.

(14) According to one embodiment of the present disclosure, before the second backside grinding process is carried out, at least one second semiconductor chip layer may be stacked on the first semiconductor chip layer in sequence, where each of the second semiconductor chip layers is stacked by the following steps: flipping the second batch of semiconductor chips with respect to the first semiconductor wafer, enabling the inner connection layers of the second batch of semiconductor chips to be opposite to and bonded with the first substrate part of the first semiconductor chip layer; carrying out a second molding process to form a second molding compound on the first semiconductor chip layer to cover the second batch of semiconductor chips; carrying out a third backside grinding process, removing part of the second molding compound from a side, away from the first semiconductor chip layer, of the second molding compound, and removing a portion of the second substrate parts of the second batch of semiconductor chips; and carrying out a third thinning process, including a step of substrate removal and a step of stop layer removal.

(15) A method for manufacturing a semiconductor stack structure with an ultra-thin die according to the present disclosure includes: providing a bearing plate and forming a plurality of first conductive posts on the bearing plate; providing a plurality of semiconductor chips, each of the semiconductor chips being manufactured by the following steps: providing a semiconductor substrate having an active surface and a backside that are opposite to each other; forming a stop layer structure in the semiconductor substrate to divide the semiconductor substrate into a first substrate part and a second substrate part, where the first substrate part is located between the stop layer structure and the active surface, the second substrate part is located between the stop layer structure and the backside, the stop layer structure at least includes a silicon nitride layer, and the silicon nitride layer is manufactured by carrying out a nitrogen ion implantation process at a first depth of the semiconductor substrate firstly and then carrying out a high temperature treatment process to form the silicon nitride layer in a nitrogen ion implanted region; providing, on the active surface, a plurality of electrical components and an inner connection layer including a plurality of interconnection points, and providing a plurality of conductive structures in the first substrate part to be connected to the inner connection layer and the stop layer structure; and carrying out die sawing; selecting a first batch of semiconductor chips and at least one second batch of semiconductor chips from the semiconductor chips, the first batch of semiconductor chips including a plurality of first semiconductor chips, the at least one second batch of semiconductor chips including a plurality of second semiconductor chips; flipping the first batch of semiconductor chips on the bearing plate, with the first conductive posts being disposed between the adjacent first semiconductor chips, the inner connection layers of the first batch of semiconductor chips being adjacent to the bearing plate, the semiconductor substrates of the first batch of semiconductor chips being away from the bearing plate; carrying out a first molding process to form a first molding

compound on the bearing plate to cover the first batch of semiconductor chips and the first conductive posts; carrying out a first backside grinding process, removing part of the first molding compound from a side, away from the bearing plate, of the first molding compound, and removing a portion of the second substrate parts of the first batch of semiconductor chips; carrying out a first thinning process to form a first semiconductor chip layer, the first thinning process including: removing the remaining second substrate parts and the stop layer structures of the first batch of semiconductor chips in sequence to expose the first substrate parts, the conductive structures, and the first conductive posts; providing a plurality of second conductive posts to be electrically connected to part of the conductive structures of the first semiconductor chip layer; flipping the second batch of semiconductor chips on the first semiconductor chip layer, where the second semiconductor chips are respectively connected between the adjacent first semiconductor chips in a crossing manner, such that the inner connection layers of the second semiconductor chips are electrically connected to the exposed first conductive posts and part of the conductive structures of the first semiconductor chip layer, and part of the second conductive posts are disposed between the adjacent second semiconductor chips; carrying out a second molding process to form a second molding compound on the first semiconductor chip layer to cover the second batch of semiconductor chips and the second conductive posts; carrying out a second backside grinding process, removing part of the second molding compound from a side, away from the first semiconductor chip layer, of the second molding compound, and removing a portion of the second substrate parts of the second batch of semiconductor chips; carrying out a second thinning process to form a second semiconductor chip layer, the second thinning process including: removing the remaining second substrate parts and the stop layer structures of the second batch of semiconductor chips in sequence to expose the first substrate parts, the conductive structures, and the second conductive posts; and removing the bearing plate to expose the inner connection layers of the first semiconductor chip layer and the first conductive posts.

(16) According to one embodiment of the present disclosure, after the bearing plate is removed, the method further includes the following steps: providing a plurality of solder balls on a side, away from the second semiconductor chip layer, of the first semiconductor chip layer to be electrically connected to the inner connection layers and the first conductive posts respectively; and carrying out die sawing.

(17) According to one embodiment of the present disclosure, the first semiconductor chips of the first batch of semiconductor chips have different electrical functions.

(18) According to one embodiment of the present disclosure, the second semiconductor chips of the second batch of semiconductor chips have different electrical functions.

(19) According to the present disclosure, in the manufacturing process of the semiconductor wafer, the stop layer structure is formed in the semiconductor substrate by the ion implantation process, and then the electrical components and the inner connection layer are provided on the active surface of the semiconductor substrate; and then two semiconductor wafers are bonded up and down, or, after the semiconductor wafers are subjected to die sawing to form a plurality of semiconductor chips, the batch of semiconductor chips are combined with the semiconductor wafer at the bottom. Each time after bonding of semiconductor wafers/chips (and molding of the molding compound), part of the semiconductor substrate and the stop layer structure of the upper one of the semiconductor wafers/chips are removed from the backside of the upper one of the semiconductor wafers/chips through the backside grinding process and the thinning process, such that the upper one of the semiconductor wafers/chips forms a thinned semiconductor wafer/semiconductor chip layer; then bonding (and molding of the molding compound), backside grinding and thinning processes of the other one of the semiconductor wafers/chips are carried out one by one on the thinned semiconductor wafer/chip to stack another thinned semiconductor wafer upwards one by one; and finally, the backside grinding process and the thinning process are carried out on the semiconductor wafer at the bottom. Since the thickness of each thinned semiconductor

wafer/semiconductor chip is not greater than 12 microns, under the limitation of a total chip thickness of 700 microns, 57 chip layers may be stacked, thereby meeting the requirements for high integration and high speed.

(20) The above description is only an overview of the technical solutions of the present disclosure. In order to understand more clearly the technical means of the present disclosure, which may be implemented in accordance with the contents of the specification, and in order to make the above and other purposes, features and advantages of the present disclosure more clearly understood, preferred embodiments are given below and described in detail below in conjunction with the accompanying diagrams.

Description

BRIEF DESCRIPTION OF THE DRAWINGS

(1) FIG. 1A to FIG. 1S show schematic cross-sectional diagrams of a method for manufacturing a semiconductor stack structure with an ultra-thin die according to a first embodiment of the present disclosure.

(2) FIG. 2A to FIG. 2K show schematic cross-sectional diagrams of a method for manufacturing a semiconductor stack structure with an ultra-thin die according to a second embodiment of the present disclosure.

(3) FIG. 3A to FIG. 3L show schematic cross-sectional diagrams of a method for manufacturing a semiconductor stack structure with an ultra-thin die according to a third embodiment of the present disclosure.

DETAILED DESCRIPTION OF PREFERRED EMBODIMENTS

(4) FIG. 1A to FIG. 1S show schematic cross-sectional diagrams of a method for manufacturing a semiconductor stack structure with an ultra-thin die according to a first embodiment of the present disclosure. Firstly, a plurality of semiconductor wafers **10** (shown in FIG. 1E) are manufactured, one of the semiconductor wafers **10** is selected as a first semiconductor wafer **10a** (shown in FIG. 1F) at a bottom layer of a stack, and the other ones of the semiconductor wafers **10** are selected as a second semiconductor wafer **10b** (shown in FIG. 1F) and a third semiconductor wafer **10c** (shown in FIG. 1L) to be stacked. The plurality of semiconductor wafers **10** are manufactured by the same or similar process. FIG. 1A to FIG. 1E show schematic cross-sectional diagrams of manufacturing of the semiconductor wafers **10**. As shown in FIG. 1A, a semiconductor substrate **12** is provided. The semiconductor substrate **12** is a silicon substrate, an epitaxial silicon substrate, a silicon germanium substrate, a silicon carbide substrate or a silicon on insulation (SOI) substrate, etc. In one embodiment, a thickness of the semiconductor substrate is, for example, 700-800 micron (um), preferably, 775 microns. The semiconductor substrate **12** has an active surface **121** and a backside **122** that are opposite to each other.

(5) Then, a stop layer structure is formed in the semiconductor substrate **12**. In one embodiment, the stop layer structure is manufactured by at least one ion implantation process and a high temperature treatment process. In one embodiment, the ion implantation process includes nitrogen ion implantation followed by oxygen ion implantation. As shown in FIG. 1B and FIG. 1C, the nitrogen ion implantation process **14** is carried out at a first depth **D1** of the semiconductor substrate **12** firstly, and then the oxygen ion implantation process **16** is carried out at a second depth **D2** of the semiconductor substrate **12**. According to one embodiment, the first depth **D1** of a nitrogen ion implanted region **14'** is, for example, about 1-5 microns away from the active surface **121**, and the second depth **D2** of an oxygen ion implanted region **16'** is smaller than the first depth **D1** of the nitrogen ion implanted region **14'**, that is, the oxygen ion implanted region **16'** is closer to the active surface **121**.

(6) Then high temperature treatment is carried out. As shown in FIG. 1D, a silicon nitride

(Si.sub.3N.sub.4) layer **14a** is formed in the nitrogen ion implanted region **14'**, a silicon dioxide (SiO.sub.2) layer **16a** is formed in the oxygen ion implanted region **16'**, the silicon dioxide layer **16a** is closer to the active surface **121**, and the silicon nitride layer **14a** is closer to the backside **122**. In this embodiment, the silicon nitride layer **14a** and the silicon dioxide layer **16a** constitute the above stop layer structure **18**. The silicon dioxide layer **16a** is located on the silicon nitride layer **14a** and disposed between the silicon nitride layer **14a** and the active surface **121**. In one embodiment, a thickness of the silicon nitride layer **14a** and a thickness of the silicon dioxide layer **16a** are, for example, 500 nanometers (nm). Further, for the convenience of explanation, a portion, between the silicon dioxide layer **16a** of the stop layer structure **18** and the active surface **121**, of the semiconductor substrate **12** is referred to as a first substrate part **123**, and a portion, between the silicon nitride layer **14a** of the stop layer structure **18** and the backside **122**, of the semiconductor substrate **12** is referred to as a second substrate part **124**. In one embodiment, when the semiconductor wafer **10** is subsequently applied to the manufacturing of a metal oxide semiconductor field-effect transistor (MOSFET), in order to match a general N well with a depth of about 2 microns, a thickness of the first substrate part **123** shall be maintained to be not less than 2 microns, that is, the first depth D1 of the nitrogen ion implanted region **14'** and the second depth of the oxygen ion implanted region **16'** should both be slightly greater than 2 microns during the nitrogen ion implantation process **14** and the oxygen ion implantation process **16**.

(7) Continuing the above description, as shown in FIG. 1E, a plurality of electrical components **20** and an inner connection layer **22** with interconnection points **221** are provided on the active surface **121**. The electrical components **20** include, for example, metal oxide semiconductors (MOS). Moreover, a plurality of conductive structures are disposed on the first substrate part **123**. In one embodiment, the conductive structures include, for example, through silicon vias (TSVs) **24**, and the through silicon vias **24** are vertically connected to the inner connection layer **22** and the silicon dioxide layer **16a** of the stop layer structure **18**. A process for manufacturing the electrical components **20**, the inner connection layers **22** and the through silicon vias **24** includes front-end-of-line (FEOL) and back-end-of-line (BEOL) of a general process for manufacturing semiconductors. For example, in the front-end-of-line, resistors, capacitors, diodes, transistors and other components are made on the semiconductor substrate **12**. For example, in the back-end-of-line, metal wires and the interconnection points **221** are made between the components. In one embodiment, the interconnection points **221** are, for example, copper contacts. FIG. 1E shows a schematic diagram of a semiconductor wafer **10** according to an embodiment of the present disclosure. The first semiconductor wafer **10a**, the second semiconductor wafer **10b**, and the third semiconductor wafer **10c** described below follow the component symbols used in the description of the semiconductor wafer **10**. The positions of the through silicon vias **24** of the first semiconductor wafer **10a**, for example, correspond to mounting positions of solder balls in the subsequent process, and the positions of the through silicon vias **24** of the second semiconductor wafer **10b**, for example, correspond to the interconnection points **221** of the inner connection layer **22** of the third semiconductor wafer **10c**.

(8) As shown in FIG. 1F, the second semiconductor wafer **10b** is flipped with respect to the first semiconductor wafer **10a**, such that the inner connection layers **22** of the first semiconductor wafer **10a** and the second semiconductor wafer **10b** are opposite, and the interconnection points **221** of the two correspond respectively. Next, the first semiconductor wafer **10a** and the second semiconductor wafer **10b** are stacked up and down by hybrid bonding, as shown in FIG. 1G. The hybrid bonding includes copper-copper bonding, tempering and other processes.

(9) Next, the backside **122** of the second semiconductor wafer **10b** is ground by using a first backside grinding process to remove a portion of the second substrate part **124** of the second semiconductor wafer **10b**. As shown in FIG. 1H, the residual second substrate part **124** has an ultra-small thickness. In one embodiment, the residual second substrate part **124** has a thickness of about 20.

(10) Then, a first thinning process is carried out to form a thinned second semiconductor wafer. The first thinning process includes a step of substrate removal and a step of stop layer removal. FIG. 1I to FIG. 1K show the schematic diagrams of the first thinning process. The step of substrate removal is used for removing the residual second substrate part **124**, as shown in FIG. 1I, to expose the stop layer structure **18**. For example, in order to expose the silicon nitride layer **14a**, in one embodiment, the step of substrate removal is a first chemical mechanical polishing (CMP) process, where a selection ratio of silicon to silicon nitride is, for example, 20, that is, $\text{Si}/\text{Si.sub.3N.sub.4}$ is 20. The step of stop layer removal is used for removing the stop layer structure **18**, that is, removing the silicon nitride layer **14a** and the silicon dioxide layer **16a** in sequence to expose the first substrate part **123** and the through silicon vias **24**. In one embodiment, the silicon nitride layer **14a** is removed firstly by a second chemical mechanical polishing process, as shown in FIG. 1J, to expose the silicon dioxide layer **16a**, where a selection ratio of silicon nitride to silicon dioxide is, for example, 10, that is, $\text{Si.sub.3N}_4/\text{SiO}_2$ is 10; and then the silicon dioxide layer **16a** is removed by a third chemical mechanical polishing process, as shown in FIG. 1K, to expose the first substrate part **123** and the through silicon vias **24**, where a selection ratio of silicon dioxide to silicon is, for example, 5, that is, SiO_2/Si is 5. A thinned second semiconductor wafer **10b'** is formed due to exposure of the first substrate part **123** and the through silicon vias **24**.

(11) As described above, the stacking of the first semiconductor wafer **10a** and the second semiconductor wafer **10b'** has been completed. Next, as shown in FIG. 1L, the third semiconductor wafer **10c** is flipped with respect to the first semiconductor wafer **10a**, such that the inner connection layer **22** of the third semiconductor wafer **10c** faces the first substrate part **123** of the thinned second semiconductor wafer **10b'**. In one embodiment, the interconnection points **221** of the inner connection layer **22** of the third semiconductor wafer **10c** correspond to the through silicon vias **24** of the thinned second semiconductor wafer **10b'** respectively. The first backside grinding process and the first thinning process are then repeatedly carried out to complete the stacking of a thinned third semiconductor wafer **10c'** and the thinned second semiconductor wafer **10b'**. In one embodiment, a thickness of the thinned second semiconductor wafer **10b'** or the thinned third semiconductor wafer **10c'** is, for example, 12 microns. Thus, on the premise that the plurality of semiconductor wafers **10** are provided, the bonding process, the first backside grinding process and the first thinning process of the above-mentioned semiconductor wafers **10** are repeatedly carried out one by one to complete the stacking of a plurality of layers of thinned semiconductor wafers **10'** and the first semiconductor wafers **10a**, as shown in FIG. 1M. In one embodiment, for a thinned semiconductor wafer **10'** stacked on the top, a first substrate part **123** thereof may be provided with no through silicon via **24**.

(12) After stacking of a plurality of thinned semiconductor wafers **10'** of a predetermined number is completed, the backside **122** of the first semiconductor wafer **10a** is ground by the second backside grinding process, as shown in FIG. 1N, to remove a portion of the second substrate part **124** of the first semiconductor wafer **10a**, leaving the second substrate part **124** with an ultra-small thickness. Then, the second thinning process is carried out, as shown in FIG. 1O to FIG. 1Q. The residual second substrate part **124** of the first semiconductor wafer **10a**, the silicon nitride layer **14a** and the silicon dioxide layer **16a** are removed in sequence by using the above steps of substrate removal and stop layer removal, so as to expose the first substrate part **123** and the through silicon vias **24** of a thinned first semiconductor wafer **10a'**. In this way, stacking of the thinned first semiconductor wafer **10a'**, the thinned second semiconductor wafer **10b'**, the thinned third semiconductor wafer **10c'** and other thinned semiconductor wafers **10'** is completed.

(13) Then, as shown in FIG. 1R, a plurality of solder balls **26** are provided on a side, away from the thinned second semiconductor wafer **10b'**, of the thinned first semiconductor wafer **10a'** to be electrically connected to the exposed through silicon vias **24** respectively. Moreover, after chip probing (CP) is carried out to test electrical functions, die sawing is carried out to complete the semiconductor stack structure **28** with the ultra-thin die as shown in FIG. 1S. Each layer of thinned

semiconductor wafer **10'** is used as a semiconductor chip layer **10''** after being subjected to die sawing. Since the thickness of each thinned semiconductor wafer **10'** may be, for example, 12 microns, under the limitation of a total chip thickness of 700 microns, 57 thinned semiconductor chip layers **10''** may be stacked for the semiconductor stack structure **28** with the ultra-thin die according to the embodiment of the present disclosure, thereby meeting the requirements for high integration and high speed, and having better electrical characteristics and efficiency.

(14) In the first thinning process and the second thinning process described above, the step of substrate removal and the step of stop layer removal are illustrated as including three chemical mechanical polishing processes in total, which is not limited thereto. In another embodiment, the first/second thinning process includes a wet etching process and two chemical mechanical polishing processes, that is, in the step of substrate removal, the first chemical mechanical polishing process is replaced with the wet etching process. The schematic cross-sectional diagrams of the thinning processes may still be shown in FIG. 1H to FIG. 1K or FIG. 1N to FIG. 1Q. The residual second substrate part **124** is removed firstly by the wet etching process to expose the silicon nitride layer **14a**, where a selection ratio of silicon to silicon nitride is, for example, 40 during the wet etching process, that is, $\text{Si}/\text{Si.sub.3N.sub.4}$ is 40; and then the second chemical mechanical polishing process and the third chemical mechanical polishing process are carried out in sequence to remove the silicon nitride layer **14a** and silicon dioxide layer **16a** in sequence.

(15) In another embodiment, in the first/second thinning process, the above three chemical mechanical polishing processes may also be replaced with three plasma dry etching processes. The schematic cross-sectional diagrams of the thinning processes may still be shown in FIG. 1H to FIG. 1K or FIG. 1N to FIG. 1Q. The residual second substrate part **124** is removed firstly by a first plasma dry etching process to expose the silicon nitride layer **14a**. In one embodiment, a selection ratio of silicon to silicon nitride in the first plasma dry etching process is, for example, 80, that is, $\text{Si}/\text{Si.sub.3N.sub.4}$ is 80. Next, the silicon nitride layer **14a** is removed by a second plasma dry etching process to expose the silicon dioxide layer **16a**. In one embodiment, a selection ratio of silicon nitride to silicon dioxide in the second plasma dry etching process is, for example, 20, that is, $\text{Si.sub.3N.sub.4}/\text{SiO.sub.2}$ is 20. Next, the silicon dioxide layer **16a** is removed by a third plasma dry etching process to expose the first substrate part **123** and the through silicon vias **24**. In one embodiment, a selection ratio of silicon dioxide and silicon in the third plasma dry etching process is, for example, 5, that is, $\text{SiO.sub.2}/\text{Si}$ is 5.

(16) The first embodiment above is implemented by way of wafer on wafer (WoW), but is not limited thereto. FIG. 2A to FIG. 2K show schematic cross-sectional diagrams of a method for manufacturing a semiconductor stack structure with an ultra-thin die according to a second embodiment of the present disclosure. In the second embodiment, a plurality of semiconductor wafers **10** are provided firstly, the manufacturing steps of which are as shown in FIG. 1A to FIG. 1E above and will not be repeated here. Then, a part of the semiconductor wafers **10** is selected as a first semiconductor wafer **10a** (shown in FIG. 2B) at a bottom layer, the other part of the semiconductor wafers **10** are subjected to electrical function testing to select grains with good electrical functions for die sawing, as shown in FIG. 2A, so as to obtain a plurality of semiconductor chips **30**. Each of the semiconductor chips **30** still includes electrical components **20**, an inner connection layer **22**, and a semiconductor substrate **12**. A stop layer structure **18** is formed in the semiconductor substrate **12**, and the semiconductor substrate **12** is divided by the stop layer structure **18** into a first substrate part **123** and a second substrate part **124**. Through silicon vias **24** are provided in the first substrate part **123** to connect the stop layer structure **18** with the inner connection layer **22**. Hereinafter, for the convenience of description, the plurality of semiconductor chips **30** are divided into a first batch of semiconductor chips **30a** and a second batch of semiconductor chips **30b** according to the sequence of subsequent manufacturing processes, each batch including a plurality of semiconductor chips **30**.

(17) As shown in FIG. 2B, the first batch of semiconductor chips **30a** are flipped with respect to the

first semiconductor wafer **10a**, such that the inner connection layers **22** of the first batch of semiconductor chips **30a** are opposite to the inner connection layer **22** of the first semiconductor wafer **10a**, and the interconnection points **221** of the first batch of semiconductor chips correspond to the interconnection points of the first semiconductor wafer respectively. The first semiconductor wafer **10a** is bonded with the first batch of semiconductor chips **30a** up and down by using hybrid bonding, as shown in FIG. 2C.

(18) Next, a first molding process is carried out. As shown in FIG. 2D, a first molding compound **32a** is formed on the first semiconductor wafer **10a** to cover the first batch of semiconductor chips **30a**. Then, part of the first molding compound **32a** and a portion of the second substrate parts **124** of the first batch of semiconductor chips **30a** are removed from a side, away from the first semiconductor wafer **10a**, of the first molding compound **32a** by using a first backside grinding process. As shown in FIG. 2E, the residual second substrate parts **124** of the first batch of semiconductor chips **30a** have an ultra-small thickness, and the residual first molding compound **32a** is flush with the second substrate parts **124**.

(19) Then, a first thinning process is carried out, including the step of substrate removal and the step of stop layer removal described in the first embodiment, so as to remove the residual second substrate part **124s**, the stop layer structures **18**, and part of the molding compound **32** of the first batch of semiconductor chips **30a**. As shown in FIG. 2F, the first substrate parts **123** and through silicon vias **24** of the first batch of semiconductor chips **30a** are exposed, such that a thinned first semiconductor chip layer **30a'** is formed. The first semiconductor chip layer **30a'** is stacked on the first semiconductor wafer **10a**.

(20) Next, the second batch of semiconductor chips **30b** are still flipped with respect to the first semiconductor wafer **10a**, such that the inner connection layers **22** of the second batch of semiconductor chips **30b** correspond to the first substrate parts **123** of the first semiconductor chip layer **30a'** respectively, and the second batch of semiconductor chips **30b** are bonded with the first semiconductor chip layer **30a'**. A second molding process is carried out to form a second molding compound **32b** on the first semiconductor chip layer **30a'** to cover the second batch of semiconductor chips **30b**. A backside grinding process and a thinning process are carried out to remove part of the second molding compound **32b**, the second substrate parts (not shown) of the second batch of semiconductor chips **30b**, and the stop layer structures (not shown) from a side, away from the first semiconductor chip layer **30a'**, of the second molding compound **32b**. As shown in FIG. 2G, the first substrate parts **123** and the through silicon vias **24** of the second batch of semiconductor chips **30b** are exposed to form a thinned second semiconductor chip layer **30b'**. Thus, the bonding process, molding process, backside grinding process, and first thinning process of the above batch of semiconductor chips **30** are repeatedly carried out batch by batch to complete the stacking of the first semiconductor chip layer **30a'** and the plurality of second semiconductor chip layers **30b'** to the first semiconductor wafer **10a**, as shown in FIG. 2H. In one embodiment, for a second semiconductor chip layer **30b'** stacked on the top, the first substrate part **123** thereof may be provided with no through silicon via **24**.

(21) Next, as in the first embodiment, after stacking of a predetermined number of second semiconductor chip layers **30b'** is completed, the second substrate part **124** and the stop layer structure **18** of the first semiconductor wafer **10a** are removed in sequence from the backside **122** of the first semiconductor wafer **10a** by using a second backside grinding process and a second thinning process, as shown in FIG. 2I, to expose the first substrate part **123** and the through silicon vias **24**. Thus, stacking of a thinned first semiconductor wafer **10a'** and the plurality of semiconductor chips **30** is completed.

(22) Each of the first thinning process and the second thinning process includes the step of substrate removal and the step of stop layer removal described in the first embodiment. The process selection for the step of substrate removal and the step of stop layer removal, such as three chemical mechanical polishing processes, or a combination of a wet etching process with chemical

mechanical polishing processes, or plasma dry etching processes, as well as the use of selection ratios among silicon, silicon nitride, and silicon dioxide materials has been described in the first embodiment and will not be repeated here.

(23) Then, as shown in FIG. 2J, solder balls are provided at the exposed through silicon vias **24** of the thinned first semiconductor wafer **10a'**. Moreover, after electrical function testing is carried out, die sawing is carried out along a sawing channel **321** of the first molding compound **32a** and the second molding compound **32b** to complete a semiconductor stack structure **34** with an ultra-thin die as shown in FIG. 2K. In the semiconductor stack structure **34** with the ultra-thin die according to this embodiment, as the stacked semiconductor chips **30** have been subjected to electrical function testing and selection, the semiconductor stack structure **34** with the ultra-thin die has a high yield.

(24) FIG. 3A to FIG. 3L show schematic cross-sectional diagrams of a method for manufacturing a semiconductor stack structure with an ultra-thin die according to a third embodiment of the present disclosure. In the third embodiment, firstly, a bearing plate **40** is provided, and a plurality of first conductive posts **42** are formed on the bearing plate **40**, as shown in FIG. 3A. The bearing plate **40** is, for example, glass with a thickness of 500 microns and a length of 301 millimeters (mm), and the first conductive posts **42** are, for example, copper posts.

(25) Next, a plurality of semiconductor chip **44** (shown in FIG. 3B) subjected to electrical function testing are selected. The semiconductor chips **44** may have the same or different electrical functions. Various types of semiconductor chips **44** are obtained by carrying out die sawing on various types of semiconductor wafers **10** respectively. The manufacturing steps of each type of semiconductor wafers **10** have been shown in FIG. 1A to FIG. 1E above and will not be repeated here. Each of the semiconductor chips **44** still includes electrical components **20**, an inner connection layer **22**, and a semiconductor substrate **12**. A stop layer structure **18** is formed in the semiconductor substrate **12**, and the semiconductor substrate **12** is divided by the stop layer structure **18** into a first substrate part **123** and a second substrate part **124**. Through silicon vias **24** are provided in the first substrate part **123** to connect the stop layer structure **18** with the inner connection layer **22**. In one embodiment, a thickness of the semiconductor substrate **12** is, for example, 775 microns, and a thickness of the inner connection layer **22** is, for example, 10 microns.

(26) A first batch of selected semiconductor chips are flipped and bonded to the bearing plate **40**. As shown in FIG. 3B, taking the first batch of semiconductor chips **44** including three first semiconductor chips **44a** as an example, the three first semiconductor chips **44a** may have the same or different electrical functions, and the first conductive posts **42** are disposed between the adjacent first semiconductor chips **44a**. In one embodiment, the first semiconductor chips **44a** are flipped and bonded by enabling the inner connection layers **22** to be adjacent to the bearing plate **40** and the semiconductor substrate **12** to be away from the bearing plate **40**.

(27) Then, a first molding process is carried out. As shown in FIG. 3C, a first molding compound **46a** is formed on the bearing plate **40** to cover the three first semiconductor chips **44a** and the first conductive posts **42**. Then, part of the first molding compound **46a** and the second substrate parts **124** and the stop layer structures **18** of the first semiconductor chips **44a** are removed from a side, away from the bearing plate **40**, of the first molding compound **46a** by using a first backside grinding process and a first thinning process. As shown in FIG. 3D, the first substrate parts **123**, the through silicon vias **24**, and the first conductive posts **42** are exposed, such that a thinned first semiconductor chip layer **44a'** is formed.

(28) Then, second conductive posts **48** is provided, for example, the second conductive posts **48** are vertically disposed on part of through silicon vias **24**. As shown in FIG. 3E, the second conductive posts **48** are disposed in at least one of the through silicon vias **24** of each thinned first semiconductor chip **44a**. The second conductive posts **48** are, for example, copper posts. Then, the second batch of selected semiconductor chips are flipped and connected between every two adjacent thinned first semiconductor chips **44a** in a crossing manner. As shown in FIG. 3F, taking

the second batch of semiconductor chips including two second semiconductor chips **44b** as an example, the two semiconductor chips **44b** may have the same or different electrical functions. In one embodiment, the inner connection layers **22** of the second semiconductor chips **44b** are opposite to the first substrate parts **123** of the first semiconductor chip layer **44a'**, the interconnection points **221** of the second semiconductor chips **44b** are electrically connected to part of the through silicon vias **24** and the first conductive posts **42**, and part of the second conductive posts **48** are disposed between the adjacent second semiconductor chips **44b**.

(29) Then, a second molding process, a second backside grinding process and a second thinning process are carried out in sequence to form a second molding compound **46b** on the first semiconductor chip layer **44a'** to cover the second semiconductor chips **44b** and the second conductive posts **48**. Then, the second substrate parts **124** and the stop structure layers **18** of the second semiconductor chips **44b** as well as part of the second molding compound **46b** are removed through a second backside grinding process and a second thinning process. As shown in FIG. 3G, the first substrate parts **123**, the through silicon vias **124**, and the second conductive posts **48** are exposed, such that a thinned second semiconductor chip layer **44b'** is formed.

(30) Thus, the operations of providing third conductive posts **50**, flipping third semiconductor chips **44c** on the second semiconductor chip layer **44b'**, a molding compound molding process, a backside grinding process, and a thinning process are carried out repeatedly to complete stacking of a third semiconductor chip layer **44c'**, as shown in FIG. 3H, as well as stacking of more semiconductor chip layers successively, as shown in FIG. 3I.

(31) Then, the bearing plate **40** is removed, as shown in FIG. 3J, to expose the inner connection layer **22** and the first conductive posts **42** of the first semiconductor chip layer. Solder balls **26** are provided on preset circuit contacts (not shown) of the inner connection layer **22** and the first conductive posts, as shown in FIG. 3K. Die sawing is carried out to complete a semiconductor stack structure **52** with an ultra-thin die as shown in FIG. 3L.

(32) In the method for manufacturing the semiconductor stack structure with the ultra-thin die according to the first/second/third embodiment, the manufacturing of the stop layer structure is illustrated by successively carrying out nitrogen ion implantation and oxygen ion implantation and carrying out high temperature treatment to form the silicon nitride layer and the silicon dioxide layer. However, the present disclosure is not limited thereto. In one embodiment, the stop layer structure may only include the silicon nitride layer, that is, the high temperature treatment process is carried out after the nitrogen ion implantation process is carried out in the semiconductor substrate, such that the silicon nitride layer is formed at a depth of 1-5 microns away from the active surface. Accordingly, in the step of stop layer removal of the subsequent first/second thinning process, only the silicon nitride layer needs to be removed, and other subsequent processes are the same, which will not be repeated here.

(33) In the embodiments of the present disclosure, as the stop layer structure is formed at a depth of the semiconductor substrate, and the step of substrate removal and the step of stop layer removal are carried out one by one in the subsequent thinning process, the semiconductor substrate may indeed be ground or etched until only the first substrate part is retained, that is, the retained substrate thickness is only 1-5 microns, such that the overall thickness of each semiconductor chip layer is not greater than 12 microns, and under the limitation of a total chip thickness of 700 microns, more than 50 thinned semiconductor chip layers may be stacked in the semiconductor stack structure **28** with the ultra-thin die according to the embodiments of the present disclosure, thereby meeting the requirements for high integration and high speed and having better electrical characteristics and efficiency.

(34) The above description are merely preferred embodiments of the present disclosure and are not intended to limit the present disclosure in any form. Although the present disclosure has been disclosed as above with the preferred embodiments, the present disclosure is not limited thereto, and any person skilled in the art may, without departing from the scope of the technical solutions of

the present disclosure, use the above-described method and technical contents revealed above to make some changes or modifications into equivalent embodiments of equivalent variations. However, any simple modifications, equivalent changes and modifications made to the above embodiments according to the technical substance of the present disclosure, without departing from the content of the technical solutions of the present disclosure, still fall within the scope of the technical solutions of the present disclosure.

Claims

1. A method for manufacturing a semiconductor stack structure with an ultra-thin die, comprising: manufacturing a plurality of semiconductor wafers, and selecting one of the semiconductor wafers as a first semiconductor wafer at a bottom layer, and the other ones of the semiconductor wafers as a second semiconductor wafer and at least one third semiconductor wafer to be stacked, each of the semiconductor wafers being manufactured by the following steps: providing a semiconductor substrate having an active surface and a backside that are opposite to each other; forming a stop layer structure in the semiconductor substrate to divide the semiconductor substrate into a first substrate part and a second substrate part, wherein the first substrate part is located between the stop layer structure and the active surface, the second substrate part is located between the stop layer structure and the backside, the stop layer structure at least comprises a silicon nitride layer, and the silicon nitride layer is manufactured by carrying out a nitrogen ion implantation process at a first depth of the semiconductor substrate firstly and then carrying out a high temperature treatment process to form the silicon nitride layer in a nitrogen ion implanted region; and providing, on the active surface, a plurality of electrical components and an inner connection layer comprising a plurality of interconnection points, and providing a plurality of conductive structures in the first substrate part to be connected to the inner connection layer and the stop layer structure, wherein the stop layer structure further comprises a silicon dioxide layer, and the silicon dioxide layer is disposed on the silicon nitride layer and located between the silicon nitride layer and the active surface; flipping the second semiconductor wafer with respect to the first semiconductor wafer, enabling the inner connection layer of the first semiconductor wafer and the inner connection layer of the second semiconductor wafer to be opposite to each other and bonded together by hybrid bonding; carrying out a first backside grinding process from the backside of the second semiconductor wafer to remove a portion of the second substrate part of the second semiconductor wafer; carrying out a first thinning process to form a thinned second semiconductor wafer; carrying out a second backside grinding process from the backside of the first semiconductor wafer to remove a portion of the second substrate part of the first semiconductor wafer; and carrying out a second thinning process to form a thinned first semiconductor wafer, wherein the first thinning process and the second thinning process comprise: a step of substrate removal for removing the remaining second substrate part to expose the stop layer structure; and a step of stop layer removal for removing the stop layer structure to expose the first substrate part and the conductive structures.

2. The method for manufacturing a semiconductor stack structure with an ultra-thin die according to claim 1, wherein before the second backside grinding process is carried out, a plurality of thinned third semiconductor wafers can be stacked on the thinned second semiconductor wafer in sequence, wherein each of the thinned third semiconductor wafers is stacked by the following steps: flipping the third semiconductor wafer with respect to the first semiconductor wafer, enabling the inner connection layer of the third semiconductor wafer to be opposite to and bonded with the first substrate part of the thinned second semiconductor wafer; carrying out a third backside grinding process from the backside of the third semiconductor wafer to remove a portion of the second substrate part of the third semiconductor wafer; and carrying out a third thinning process, comprising a step of substrate removal and a step of stop layer removal.

3. The method for manufacturing a semiconductor stack structure with an ultra-thin die according to claim 1, wherein the silicon dioxide layer is formed by the following steps: carrying out, after the nitrogen ion implantation process, an oxygen ion implantation process at a second depth of the semiconductor substrate firstly, the second depth being less than the first depth; and then carrying out a high temperature treatment process to form the silicon dioxide layer in an oxygen ion implanted region.
4. The method for manufacturing a semiconductor stack structure with an ultra-thin die according to claim 3, wherein the step of stop layer removal comprises: removing the silicon nitride layer firstly and then removing the silicon dioxide layer.
5. The method for manufacturing a semiconductor stack structure with an ultra-thin die according to claim 4, wherein the step of substrate removal is selected from one of chemical mechanical polishing, wet etching or plasma dry etching, wherein a selection ratio of silicon to silicon nitride is 20-80.
6. The method for manufacturing a semiconductor stack structure with an ultra-thin die according to claim 4, wherein the silicon nitride layer and the silicon dioxide layer are removed by one of chemical mechanical polishing and plasma dry etching, wherein a selection ratio of silicon nitride to silicon dioxide is 10-20, and a selection ratio of silicon dioxide to silicon is 5.
7. The method for manufacturing a semiconductor stack structure with an ultra-thin die according to claim 1, wherein a distance between the stop layer structure and the active surface is 1 micron-5 microns, and a thickness of the thinned second semiconductor wafer is not greater than 12 microns.
8. The method for manufacturing a semiconductor stack structure with an ultra-thin die according to claim 1, wherein after the thinned first semiconductor wafer is formed, the method further comprises the following steps: providing a plurality of solder balls on a side, away from the thinned second semiconductor wafer, of the thinned first semiconductor wafer to be electrically connected to the conductive structures respectively; and carrying out an electrical test and die sawing.
9. A method for manufacturing a semiconductor stack structure with an ultra-thin die, comprising: manufacturing a plurality of semiconductor wafers, each of the semiconductor wafers being manufactured by the following steps: providing a semiconductor substrate having an active surface and a backside that are opposite to each other; forming a stop layer structure in the semiconductor substrate to divide the semiconductor substrate into a first substrate part and a second substrate part, wherein the first substrate part is located between the stop layer structure and the active surface, the second substrate part is located between the stop layer structure and the backside, the stop layer structure at least comprises a silicon nitride layer, and the silicon nitride layer is manufactured by carrying out a nitrogen ion implantation process at a first depth of the semiconductor substrate firstly and then carrying out a high temperature treatment process to form the silicon nitride layer in a nitrogen ion implanted region; and providing, on the active surface, a plurality of electrical components and an inner connection layer comprising a plurality of interconnection points, and providing a plurality of conductive structures in the first substrate part to be connected to the inner connection layer and the stop layer structure; selecting one of the semiconductor wafers as a first semiconductor wafer at a bottom layer, and carrying out die sawing on the other ones of the semiconductor wafers as a first batch of semiconductor chips and at least one second batch of semiconductor chips to be stacked; flipping the first batch of semiconductor chips with respect to the first semiconductor wafer, enabling the inner connection layers of the first batch of semiconductor chips and the inner connection layer of the first semiconductor wafer to be opposite to each other and bonded together by hybrid bonding; carrying out a first molding process to form a first molding compound on the first semiconductor wafer to cover the first batch of semiconductor chips; carrying out a first backside grinding process, removing part of the first molding compound from a side, away from the first semiconductor wafer, of the first molding compound, and removing a portion of the second substrate parts of the first batch of semiconductor chips; carrying out a first thinning process to form a first semiconductor chip layer; carrying out a

second backside grinding process from the backside of the first semiconductor wafer to remove a portion of the second substrate part of the first semiconductor wafer; and carrying out a second thinning process to form a thinned first semiconductor wafer, wherein the first thinning process and the second thinning process comprise: a step of substrate removal for removing the remaining second substrate part to expose the stop layer structure; and a step of stop layer removal for removing the stop layer structure to expose the first substrate part and the conductive structures.

10. The method for manufacturing a semiconductor stack structure with an ultra-thin die according to claim 9, wherein before the second backside grinding process is carried out, at least one second semiconductor chip layer can be stacked on the first semiconductor chip layer in sequence, wherein each of the second semiconductor chip layers is stacked by the following steps: flipping the at least one second batch of semiconductor chips with respect to the first semiconductor wafer, enabling the inner connection layers of the at least one second batch of semiconductor chips to be opposite to and bonded with the first substrate part of the first semiconductor chip layer; carrying out a second molding process to form a second molding compound on the first semiconductor chip layer to cover the second batch of semiconductor chips; carrying out a third backside grinding process, removing part of the second molding compound from a side, away from the first semiconductor chip layer, of the second molding compound, and removing a portion of the second substrate parts of the second batch of semiconductor chips; and carrying out a third thinning process, comprising a step of substrate removal and a step of stop layer removal.

11. The method for manufacturing a semiconductor stack structure with an ultra-thin die according to claim 9, wherein after the thinned first semiconductor wafer is formed, the method further comprises the following steps: providing a plurality of solder balls on a side, away from the first semiconductor chip layer, of the thinned first semiconductor wafer to be electrically connected to the conductive structures respectively; and carrying out an electrical test and die sawing.

12. A method for manufacturing a semiconductor stack structure with an ultra-thin die, comprising: providing a bearing plate and forming a plurality of first conductive posts on the bearing plate; providing a plurality of semiconductor chips, each of the semiconductor chips being manufactured by the following steps: providing a semiconductor substrate having an active surface and a backside that are opposite to each other; forming a stop layer structure in the semiconductor substrate to divide the semiconductor substrate into a first substrate part and a second substrate part, wherein the first substrate part is located between the stop layer structure and the active surface, the second substrate part is located between the stop layer structure and the backside, the stop layer structure at least comprises a silicon nitride layer, and the silicon nitride layer is manufactured by carrying out a nitrogen ion implantation process at a first depth of the semiconductor substrate firstly and then carrying out a high temperature treatment process to form the silicon nitride layer in a nitrogen ion implanted region; providing, on the active surface, a plurality of electrical components and an inner connection layer comprising a plurality of interconnection points, and providing a plurality of conductive structures in the first substrate part to be connected to the inner connection layer and the stop layer structure; and carrying out die sawing; selecting a first batch of semiconductor chips and at least one second batch of semiconductor chips from the semiconductor chips, the first batch of semiconductor chips comprising a plurality of first semiconductor chips, the at least one second batch of semiconductor chips comprising a plurality of second semiconductor chips; flipping the first batch of semiconductor chips on the bearing plate, with the first conductive posts being disposed between the adjacent first semiconductor chips, the inner connection layers of the first batch of semiconductor chips being adjacent to the bearing plate, the semiconductor substrates of the first batch of semiconductor chips being away from the bearing plate; carrying out a first molding process to form a first molding compound on the bearing plate to cover the first batch of semiconductor chips and the first conductive posts; carrying out a first backside grinding process, removing part of the first molding compound from a side, away from the bearing plate, of the first

molding compound, and removing a portion of the second substrate parts of the first batch of semiconductor chips; carrying out a first thinning process to form a first semiconductor chip layer, the first thinning process comprising: removing the remaining second substrate parts and the stop layer structures of the first batch of semiconductor chips in sequence to expose the first substrate parts, the conductive structures, and the first conductive posts; providing a plurality of second conductive posts to be electrically connected to part of the conductive structures of the first semiconductor chip layer; flipping the second batch of semiconductor chips on the first semiconductor chip layer, wherein the second semiconductor chips are respectively connected between the adjacent first semiconductor chips in a crossing manner, such that the inner connection layers of the second semiconductor chips are electrically connected to the exposed first conductive posts and part of the conductive structures of the first semiconductor chip layer, and part of the second conductive posts are disposed between the adjacent second semiconductor chips; carrying out a second molding process to form second molding compound on the first semiconductor chip layer to cover the second batch of semiconductor chips and the second conductive posts; carrying out a second backside grinding process, removing part of the second molding compound from a side, away from the first semiconductor chip layer, of the second molding compound, and removing a portion of the second substrate parts of the second batch of semiconductor chips; carrying out a second thinning process to form a second semiconductor chip layer, the second thinning process comprising: removing the remaining second substrate parts and the stop layer structures of the second batch of semiconductor chips in sequence to expose the first substrate parts, the conductive structures, and the second conductive posts; and removing the bearing plate to expose the inner connection layers of the first semiconductor chip layer and the first conductive posts.

13. The method for manufacturing a semiconductor stack structure with an ultra-thin die according to claim 12, wherein after the bearing plate is removed, the method further comprises the following steps: providing a plurality of solder balls on a side, away from the second semiconductor chip layer, of the first semiconductor chip layer to be electrically connected to the inner connection layers and the first conductive posts respectively; and carrying out die sawing.

14. The method for manufacturing a semiconductor stack structure with an ultra-thin die according to claim 12, wherein the first semiconductor chips of the first batch of semiconductor chips have different electrical functions.

15. The method for manufacturing a semiconductor stack structure with an ultra-thin die according to claim 12, wherein the second semiconductor chips of the second batch of semiconductor chips have different electrical functions.
