

US Patent & Trademark Office

Patent Public Search | Text View

United States Patent Application Publication	20250284586
Kind Code	A1
Publication Date	September 11, 2025
Inventor(s)	KOKUBUN; Naoaki et al.

ARITHMETIC CIRCUIT, MEMORY SYSTEM, AND METHOD OF CONTROLLING NONVOLATILE MEMORY

Abstract

In an arithmetic circuit, a first substitution circuit calculates $p/2$ first evaluation values by using a first input polynomial having first-order to s -th-order coefficients of the error locator polynomial. When the number of errors is $t/2$ or less, the arithmetic circuit outputs p pieces of information including: error position information calculated from the first evaluation values obtained by substituting $p/2$ first check values, and error position information calculated from a second evaluation values obtained by substituting the first check values into a second input polynomial having coefficients obtained by converting coefficients of the first input polynomial. When the number of errors is larger than $t/2$, the arithmetic circuit outputs $p/2$ pieces of error position information based on the first evaluation values and third evaluation values obtained by converting the second evaluation values obtained by a third polynomial having $(s+1)$ -th-order to t -th-order coefficients of the error locator polynomial.

Inventors:	KOKUBUN; Naoaki (Yokohama Kanagawa, JP), KONDO; Yuki (Yokohama Kanagawa, JP)
Applicant:	Kioxia Corporation (Tokyo, JP)
Family ID:	96948999
Assignee:	Kioxia Corporation (Tokyo, JP)
Appl. No.:	18/825077
Filed:	September 05, 2024

Foreign Application Priority Data

JP	2024-033921	Mar. 06, 2024
----	-------------	---------------

Publication Classification

Int. Cl.:	G06F11/10 (20060101)
U.S. Cl.:	
CPC	G06F11/104 (20130101); G06F11/1068 (20130101);

Background/Summary

CROSS-REFERENCE TO RELATED APPLICATIONS

[0001] This application is based upon and claims the benefit of priority from Japanese Patent Application No. 2024-033921, filed on Mar. 6, 2024, the entire contents of which are incorporated herein by reference.

FIELD

[0002] Embodiments described herein relate generally to an arithmetic circuit, a memory system, and a control method.

BACKGROUND

[0003] In a memory system, data having been subjected to error correction coding is stored in a memory such as a NAND flash memory in order to protect data stored in the memory. Therefore, when the data stored in the memory is read, the data subjected to error correction coding (also referred to as a received word) read from the memory is decoded to restore data before the error correction coding.

[0004] For an error correction code, a decoding technique using the error locator polynomial is known. The Chien search is known as a method of calculating an error position using the error locator polynomial. The Chien search is a method of sequentially substituting a value into the error locator polynomial and searching for the error position based on a value at which an output of the evaluation of the error locator polynomial becomes 0. In decoding processing, the size of an arithmetic circuit for processing of searching for the root of the error locator polynomial such as the Chien search tends to increase.

Description

BRIEF DESCRIPTION OF THE DRAWINGS

[0005] FIG. 1 is a block diagram of a memory system according to an embodiment;
[0006] FIG. 2 is a block diagram of a decoder according to the embodiment;
[0007] FIG. 3 is a block diagram illustrating an error position calculation unit of a first configuration example;
[0008] FIG. 4 is a diagram for explaining an example of an output of an arithmetic unit;
[0009] FIG. 5 is a block diagram illustrating the error position calculation unit of the first configuration example;
[0010] FIG. 6 is a diagram illustrating an example of calculation in a case where the number of errors is small;
[0011] FIG. 7 is a diagram illustrating an example of calculation in a case where the number of errors is large;
[0012] FIG. 8 is a diagram for explaining the operation of an error position calculation unit of a second configuration example;
[0013] FIG. 9 is a diagram for explaining the operation of the error position calculation unit of the second configuration example;
[0014] FIG. 10 is a diagram for explaining the operation of an error position calculation unit of a third configuration example;
[0015] FIG. 11 is a diagram for explaining the operation of the error position calculation unit of the third configuration example;
[0016] FIG. 12 is a block diagram illustrating a configuration example of an error position calculation unit according to the embodiment;
[0017] FIG. 13 is a diagram illustrating an example of calculation by the error position calculation unit in a case where the number of errors is large;
[0018] FIG. 14 is a block diagram illustrating a more detailed configuration example of the error position calculation unit;
[0019] FIG. 15 is a block diagram illustrating a more detailed configuration example of the error position calculation unit;
[0020] FIG. 16 is a block diagram illustrating a more detailed configuration example of the error position calculation unit; and
[0021] FIG. 17 is a flowchart illustrating an example of decoding processing according to the embodiment.

DETAILED DESCRIPTION

[0022] An arithmetic circuit according to an embodiment includes a first substitution circuit and a second substitution circuit. The first substitution circuit is configured to calculate $p/2$ (p is an even integer satisfying $2 \leq p < n$; n is an integer of 2 or more) first evaluation values by substituting $p/2$ check values into a first input polynomial. The first input polynomial is represented by first-order to s -th-order (s is the minimum integer greater than or equal to $t/2$ or the maximum integer less than or equal to $t/2$; t is an integer of 2 or more) coefficients of the error locator polynomial for an error correction code. The error correction code has a code length of n bits to correct an error of t bits or less. The second substitution circuit is configured to calculate $p/2$ second evaluation values. The arithmetic circuit is configured to, when the number of errors is $t/2$ or less, output p pieces of error position information. The p pieces of error position information include: $p/2$ pieces of error position information calculated based on the first evaluation values calculated by the first substitution circuit by substituting $p/2$ first check values from the first to the $p/2$ -th among the p check values, and $p/2$ pieces of error position information calculated based on the second evaluation values calculated by the second substitution circuit by substituting the first check values into a second input polynomial. The second input polynomial is represented by coefficients obtained by converting the coefficients of the first input polynomial. The arithmetic circuit is configured to, when the number of errors is larger than $t/2$, convert the second evaluation values into third evaluation values. The second evaluation values are calculated by the second substitution circuit by substituting the first check values into a third input polynomial represented by $(s+1)$ -th-order to t -th-order coefficients of the error locator polynomial. Then, the arithmetic circuit outputs $p/2$ pieces of error position information calculated based on the first evaluation values and the third evaluation values. The first evaluation values are calculated by the first substitution circuit by substituting the first check values.

[0023] Hereinafter, a preferred embodiment of an arithmetic circuit according to the present invention will be described in detail with reference to the accompanying drawings. Hereinafter, a memory system including an arithmetic circuit that searches for a root of the error locator polynomial at the time of decoding an error correction code will be described as an example. A configuration using the arithmetic circuit is not limited to this example, and any system (apparatus and device) may be used.

[0024] First, a memory system according to the present embodiment will be described in detail with reference to the drawings. FIG. 1 is a block diagram illustrating a schematic configuration example of the memory system according to the present embodiment. As illustrated in FIG. 1, a memory system 1 includes a memory controller 10 and a nonvolatile memory 20. The memory system 1 can be connected to a host 30, and FIG. 1 illustrates a state in which the memory system 1 is connected to the host 30. The host 30 may be, for example, an electronic device such as a personal computer or a mobile terminal.

[0025] The nonvolatile memory 20 is a nonvolatile memory that stores data in a nonvolatile manner. The nonvolatile memory 20 is, for example, a NAND flash memory (hereinafter, simply referred to as a NAND memory). In the following description, a case where the NAND memory is used as the nonvolatile memory 20 will be exemplified. However, a storage device other than the NAND memory, such as a three-dimensional structure flash memory, a resistive random access memory (ReRAM), or a ferroelectric random access memory (FeRAM), can be used as the nonvolatile memory 20. Additionally, the nonvolatile memory 20 is not necessarily the semiconductor memory, and the present embodiment can also be applied to various storage media other than the semiconductor memory.

[0026] The memory system 1 may be various memory systems including the nonvolatile memory 20, such as a so-called solid state drive (SSD) or a memory card in which the memory controller 10 and the nonvolatile memory 20 are configured as one package.

[0027] The memory controller 10 controls writing to the nonvolatile memory 20 in accordance with a write request from the host 30. In addition, the memory controller 10 controls reading from the nonvolatile memory 20 in accordance with a read request from the host 30. The memory controller 10 is, for example, a semiconductor integrated circuit configured as a system on a chip (SoC). The memory controller 10 includes a host interface (host I/F) 15, a memory interface (memory I/F) 13, a control unit 11, an encoder/decoder (Codec) 14, and a data buffer 12. The host I/F 15, the memory I/F 13, the control unit 11, the encoder/decoder 14, and the data buffer 12 are mutually connected by an internal bus 16. Part of or all operations of each component of the memory controller 10 described below may be implemented by executing firmware by a central processing unit (CPU) or may be implemented by hardware.

[0028] The host I/F 15 performs processing according to an interface standard with the host 30, and outputs a command received from the host 30, user data to be written, and the like to the internal bus 16. In addition, the host I/F 15 transmits user data read from the nonvolatile memory 20 and restored, a response from the control unit 11, and the like to the host 30.

[0029] The memory I/F 13 performs write processing on the nonvolatile memory 20 in accordance with an instruction from the control unit 11. In addition, the memory I/F 13 performs read processing from the nonvolatile memory 20 in accordance with an instruction from the control unit 11.

[0030] The control unit 11 integrally controls each component of the memory system 1. When a command is received from the host 30 via the host I/F 15, the control unit 11 performs control according to the command. In one example, the control unit 11 instructs the memory I/F 13 to write the user data and the parity to the nonvolatile memory 20 in accordance with a command from the host 30. In addition, the control unit 11 instructs the memory I/F 13 to read the user data and the parity from the nonvolatile memory 20 in accordance with a command from the host 30.

[0031] When a write request is received from the host 30, the control unit 11 determines a storage area (memory area) on the nonvolatile

memory **20** for storing the user data accumulated in the data buffer **12**. Thus, the control unit **11** manages a write destination of the user data. The correspondence between a logical address of user data received from the host **30** and a physical address indicating the storage location on the nonvolatile memory **20**, where the user data is stored, is stored as an address conversion table.

[0032] In addition, when a read request is received from the host **30**, the control unit **11** converts a logical address designated by the read request into a physical address using the above-described address conversion table, and instructs the memory I/F **13** to perform reading from the physical address.

[0033] In the NAND memory, generally, writing and reading are performed in data units called pages, and erasing is performed in data units called blocks. In the present embodiment, a plurality of memory cells connected to the same word line is referred to as a memory cell group. When the memory cell is a single level cell (SLC), one memory cell group corresponds to one page. When the memory cell is a multiple level cell (MLC), one memory cell group corresponds to a plurality of pages. In the present description, the MLC includes a triple level cell (TLC), a quad level cell (QLC), and the like. Each memory cell is connected to a word line and is also connected to a bit line. Therefore, each memory cell can be identified by an address for identifying a word line and an address for identifying a bit line.

[0034] The data buffer **12** temporarily stores the user data received from the host **30** by the memory controller **10** until the user data is stored in the nonvolatile memory **20**. In addition, the data buffer **12** temporarily stores the user data read from the nonvolatile memory **20** until the user data is transmitted to the host **30**. The data buffer **12** may be implemented by a general-purpose memory such as a static random access memory (SRAM) or a dynamic random access memory (DRAM). Note that the data buffer **12** may be provided outside the memory controller **10** without being built in the memory controller **10**.

[0035] The user data transmitted from the host **30** is transferred to the internal bus **16** and temporarily stored in the data buffer **12**. The encoder/decoder **14** generates a code word by encoding the user data stored in the nonvolatile memory **20**. The encoder/decoder **14** restores the user data by decoding the received word read from the nonvolatile memory **20**. Therefore, the encoder/decoder **14** includes an encoder **17** and a decoder **18**. Note that the data encoded by the encoder/decoder **14** may include control data or the like used inside the memory controller **10** in addition to the user data.

[0036] Next, the write processing of the present embodiment will be described. The control unit **11** instructs the encoder **17** to encode the user data at the time of writing to the nonvolatile memory **20**. At that time, the control unit **11** determines a storage location (storage address) of the code word in the nonvolatile memory **20**, and also instructs the memory I/F **13** of the determined storage location.

[0037] The encoder **17** encodes the user data on the data buffer **12** in accordance with instruction from the control unit **11** to generate a code word. As an encoding method of example, an encoding method using algebraic codes such as a Bose-Chaudhuri-Hocquenghem (BCH) code and a Reed-Solomon (RS) code, and an encoding method (product code or the like) using these codes as component codes in a row direction and a column direction can be adopted. The memory I/F **13** performs control to store a code word in the storage location on the nonvolatile memory **20** instructed from the control unit **11**. Hereinafter, a case where a BCH code for correcting an error of t bits or less is used will be described as an example.

[0038] As described below, in the present embodiment, t coefficients of the t -th-order error locator polynomial are divided into two groups: first-order to $(t/2)$ -th-order coefficients and $(t/2+1)$ -th-order to t -th-order coefficients, and calculation is performed on each group.

[0039] Next, processing at the time of reading from the nonvolatile memory **20** of the present embodiment will be described. At the time of reading from the nonvolatile memory **20**, the control unit **11** designates an address on the nonvolatile memory **20** and instructs the memory I/F **13** to perform reading. The control unit **11** instructs the decoder **18** to start decoding. The memory I/F **13** reads a received word from the designated address of the nonvolatile memory **20** in accordance with an instruction of the control unit **11**, and inputs the read received word to the decoder **18**. The decoder **18** decodes the received word read from the nonvolatile memory **20**.

[0040] The decoder **18** decodes the received word read from the nonvolatile memory **20**. The decoder **18** calculates the error locator polynomial by using, for example, the Peterson-Gorenstein-Zierler (PGZ) method, the Berlekamp-Massey (BM) method, the Euclidean method, or the like.

[0041] FIG. 2 is a block diagram illustrating a configuration example of the decoder **18** according to the present embodiment. As illustrated in FIG. 2, the decoder **18** includes a syndrome calculation unit **101**, the error locator polynomial calculation unit **102**, an error position calculation unit **103** as an arithmetic circuit, and a correction unit **104**.

[0042] The syndrome calculation unit **101** calculates the syndrome using a received word (read sequence) read from the nonvolatile memory **20**. The syndrome calculation unit **101** may calculate the syndrome by any conventionally used method. A plurality of syndromes may be calculated depending on the number of corrections. When values of all syndromes are 0, it can be determined that there is no error in the received word, so that the decoder **18** can end the decoding processing without executing subsequent processing.

[0043] The error locator polynomial calculation unit **102** calculates the error locator polynomial by the PGZ method, the BM method, the Euclidean method, or the like using the syndrome. A part of the coefficients of the error locator polynomial is calculated by adding and multiplying syndromes.

[0044] Note that syndromes and coefficients of the error locator polynomial are elements of the Galois field. The Galois field is a set having $2^{\text{sup.m}}$ (m is an integer of 1 or more) elements and defining four arithmetic operations characterized by a primitive polynomial of order m .

[0045] The error locator polynomial calculation unit **102** outputs the coefficient of the calculated error locator polynomial and the order of the error locator polynomial. The order of the error locator polynomial corresponds to the estimated number of errors. A coefficient of the t -th-order error locator polynomial is defined as $\sigma_{\text{sub.i}}$ (i is an integer satisfying $0 \leq i \leq t$). The t -th-order error locator polynomial $\sigma(x)$ is expressed by, for example, the following Formula (1).

$$[00001] \quad \sigma(x) = \sigma_0 + \sigma_1 x + \sigma_2 x^2 + \dots + \sigma_t x^t \quad (1)$$

[0046] The coefficient $\sigma_{\text{sub.i}}$ is an element of the Galois field $\text{GF}(2^{\text{sup.m}})$ as shown in the following Formula (2). α is a primitive element of the Galois field. A non-zero element of the Galois field can be expressed by a power of the primitive element α .

$$[00002] \quad \sigma_i \in \text{GF}(2^m) = \{0, 1, \alpha, \alpha^2, \dots, \alpha^{2^m-2}\} \quad (2)$$

[0047] The following Formula (3) shows an example of the error locator polynomial in a case where t is 6, m is 9 ($\text{GF}(2^{\text{sup.9}})$), and the number of errors is 3. Since the number of errors is 3, the fourth-order to sixth-order coefficients are 0.

$$[00003] \quad \sigma(x) = \sigma_3 x^3 + \sigma_2 x^2 + \sigma_1 x + \sigma_0 \quad (3)$$

[0048] The error position calculation unit **103** calculates an error position using the error locator polynomial calculated by the error locator polynomial calculation unit **102**. The processing of calculating the error position (search processing) may be implemented by any method. In one example, the Chien search can be used. The Chien search is a method of sequentially substituting a value into the error locator polynomial and searching for an error position based on a value (a root of the error locator polynomial) at which an output value of the error locator polynomial becomes 0.

[0049] The correction unit **104** executes error correction by inverting (bit flipping) a bit at the error position calculated by the search processing.

[0050] The error position calculation unit **103** is implemented by, for example, a register, an adder, a multiplier, a selector, and other arithmetic units. The syndrome calculation unit **101** and the error locator polynomial calculation unit **102** are also implemented by, for example, a register,

an adder, a multiplier, a selector, and other arithmetic units. The correction unit **104** is implemented by, for example, an adder for adding a bit sequence reflecting the error position information output from the error position calculation unit **103** and a read sequence, but may be implemented by other arithmetic units. Here, the bit sequence reflecting the error position information is, for example, a sequence in which outputs HIT_i of an arithmetic unit **341** described later are arranged. The register is implemented by, for example, a logic circuit such as a flip-flop. The adder, the multiplier, the selector, and the other arithmetic units are implemented by, for example, a logic circuit.

[0051] Next, details of the function of the error position calculation unit **103** will be described. In the present embodiment, the error position calculation unit **103** calculates an error position by the Chien search. In the present embodiment, the error position calculation unit **103** substitutes check values in parallel into the error locator polynomial to search for error positions in parallel. The search processing is executed in parallel in order to, for example, reduce the latency of the entire decoding processing. Hereinafter, the Chien search for searching for error positions in parallel may be referred to as a parallel Chien search.

[0052] First, the parallel Chien search will be described. A configuration example of the error position calculation unit **103** will be described later. Hereinafter, an example of a parallel Chien search in which the maximum number of corrected bits t by the BCH code is 4 and the parallelism p is 2 will be described. The parallelism p means that calculation of p error positions is executed in parallel. In this example, two values obtained by substituting two check values $x_{\text{sub.1}}$ and $x_{\text{sub.2}}$ into the error locator polynomial as shown in the following Formula (4) are calculated in parallel.

$$[00004] \quad (X_1) = 0 + 1X_1 + 2X_1^2 + 3X_1^3 + 4X_1^4 \quad (4) \quad (X_2) = 0 + 1X_2 + 2X_2^2 + 3X_2^3 + 4X_2^4$$

[0053] Formula (5) corresponds to a formula in which Formula (4) is expressed by a matrix. A matrix of two rows and four columns of a second term on the right side may be referred to as a Vandermonde matrix.

$$[00005] \quad \begin{pmatrix} X_1 \\ X_2 \end{pmatrix} = \begin{pmatrix} 0 \\ 0 \end{pmatrix} + \begin{pmatrix} X_1 & X_1^2 & X_1^3 & X_1^4 \\ X_2 & X_2^2 & X_2^3 & X_2^4 \end{pmatrix} \begin{pmatrix} 1 \\ 2 \\ 3 \\ 4 \end{pmatrix} \quad (5)$$

[0054] A first configuration example of the error position calculation unit that realizes the parallel Chien search will be described. FIG. 3 is a block diagram illustrating the error position calculation unit of the first configuration example. FIG. 3 illustrates a configuration of the parallel Chien search with the parallelism $p=2$.

[0055] The calculation with the parallelism of 2 corresponds to an example in which the check values $x_{\text{sub.1}}$ and $x_{\text{sub.2}}$ are calculated in parallel with $x_{\text{sub.1}}=\alpha_{\text{sup.i}}$ and $x_{\text{sub.2}}=\alpha_{\text{sup.i+1}}$, for example, similarly to Formulas (4) and (5). In this case, Formula (5) can be rewritten as the following Formula (6).

$$[00006] \quad \begin{pmatrix} X_1 \\ X_2 \end{pmatrix} = \begin{pmatrix} 0 \\ 0 \end{pmatrix} + \begin{pmatrix} i & 2i & 3i & 4i \\ i+1 & 2(i+1) & 3(i+1) & 4(i+1) \end{pmatrix} \begin{pmatrix} 1 \\ 2 \\ 3 \\ 4 \end{pmatrix} = \begin{pmatrix} 0 \\ 0 \end{pmatrix} \begin{pmatrix} V_{\text{Normal}}^{\text{Low}} & V_{\text{Normal}}^{\text{High}} \\ V_{\text{Extra}}^{\text{Low}} & V_{\text{Extra}}^{\text{High}} \end{pmatrix} \begin{pmatrix} \text{.fwdarw.} & L \\ \text{.fwdarw.} & H \end{pmatrix} \quad (6)$$

[0056] $\sigma_{\text{sub.L}}$ is a vector including low-order (Low) coefficients $\sigma_{\text{sub.1}}$ and $\sigma_{\text{sub.2}}$ as elements. $\sigma_{\text{sub.H}}$ is a vector including high-order (High) coefficients $\sigma_{\text{sub.3}}$ and $\sigma_{\text{sub.4}}$ as elements. The Vandermonde matrix in the first row of Formula (6) can be expressed by the following matrices $V_{\text{sup.Low.sub.Normal}}$, $V_{\text{sup.High.sub.Normal}}$, $V_{\text{sup.Low.sub.Extra}}$, and $V_{\text{sup.High.sub.Extra}}$, which are matrices of one row and two columns, respectively.

$$[00007] \quad V_{\text{Normal}}^{\text{Low}} = \begin{pmatrix} i & 2i \end{pmatrix} \quad V_{\text{Normal}}^{\text{High}} = \begin{pmatrix} 3i & 4i \end{pmatrix} \quad V_{\text{Extra}}^{\text{Low}} = \begin{pmatrix} i+1 & 2(i+1) \end{pmatrix} \quad V_{\text{Extra}}^{\text{High}} = \begin{pmatrix} 3(i+1) & 4(i+1) \end{pmatrix}$$

[0057] Normal corresponds to the first half calculation of the two calculations to be parallelized, and Extra corresponds to the second half calculation of the two calculations to be parallelized. Also, Normal can correspond to the check value ($x_{\text{sub.1}}=\sigma_{\text{sup.i}}$) having a small index among the check values (for example, $x_{\text{sub.1}}=\sigma_{\text{sup.i}}$, $x_{\text{sub.2}}=\sigma_{\text{sup.i+1}}$) substituted in parallel, and Extra can correspond to the check value ($x_{\text{sub.2}}=\sigma_{\text{sup.i+1}}$) having a large index.

[0058] As illustrated in FIG. 3, the error position calculation unit of the first configuration example includes a register **301**, circuits **310a** and **310b**, circuits **320a** to **320d**, adders **331** and **332**, and arithmetic units **341** and **342**.

[0059] The register **301** (third register) is a register that stores the coefficient $\sigma_{\text{sub.0}}$ (third coefficient) of the error locator polynomial. The circuit **310a** corresponds to a circuit that outputs a vector $\sigma_{\text{sub.L}}$ including a low-order coefficient (first coefficient). A polynomial having the vector $\sigma_{\text{sub.L}}$ as a coefficient may be referred to as a low-order polynomial $\sigma_{\text{sub.L}}(x)$ (first polynomial). The circuit **310b** corresponds to a circuit that outputs a vector $\sigma_{\text{sub.H}}$ including a high-order coefficient (second coefficient). A polynomial having the vector $\sigma_{\text{sub.H}}$ as a coefficient may be referred to as a high-order polynomial $\sigma_{\text{sub.H}}(x)$.

[0060] Note that the low-order coefficients refer to first-order to s -th-order coefficients, and the high-order coefficients refer to $(s+1)$ -th-order to t -th-order coefficients. s is, for example, a minimum integer of $t/2$ or more ($s=\text{ceiling}(t/2)$) or a maximum integer of $t/2$ or less ($s=\text{floor}(t/2)$). Hereinafter, an example of a case where t is an even number, namely, a case of $s=t/2$ will be mainly described.

[0061] The low-order polynomial $\sigma_{\text{sub.L}}(x)$ and the high-order polynomial $\sigma_{\text{sub.H}}(x)$ have a relation with the error locator polynomial $\sigma(x)$ shown in the following Formula (7).

$$[00008] \quad \sigma(x) = 0 + 1x + 2x^2 + x^2(3x + 4x^2) = 0 + L(x) + x^2 H(x) \quad (7)$$

[0062] The circuit **310a** includes registers **311** and **313** (first registers) and multipliers **312** and **314**.

[0063] The registers **311** and **313** are registers that respectively store two elements of the m -bit Galois field based on two low-order coefficients. The multiplier **312** multiplies a value stored in the register **311** by a fixed value ($\alpha_{\text{sup.1.Math.p}}=\alpha_{\text{sup.1.Math.2}}$) to output a low-order coefficient to be used in the next cycle. The multiplier **314** multiplies a value stored in the register **313** by a fixed value ($\alpha_{\text{sup.2.Math.p}}=\alpha_{\text{sup.2.Math.2}}$) to output a low-order coefficient to be used in the next cycle. Note that two selectors in the circuit **310a** select the coefficient $\sigma_{\text{sub.1}}$ or $\sigma_{\text{sub.2}}$ in the first cycle (cycle 0), and select the output of the multiplier **312** or the multiplier **314** in the subsequent cycles (cycle 1 and subsequent cycles).

[0064] The circuit **310b** is different from the circuit **310a** only in coefficients ($\sigma_{\text{sub.3}}$, $\sigma_{\text{sub.4}}$) to be input and fixed values ($\alpha_{\text{sup.3.Math.p}}=\alpha_{\text{sup.3.Math.2}}$, $\alpha_{\text{sup.4.Math.p}}=\alpha_{\text{sup.4.Math.2}}$) to be multiplied. The circuit **310b** has a configuration similar to that of the circuit **310a**, so that the description thereof is omitted. The registers **311** and **313** of the circuit **310b** correspond to a register (second register) that stores a high-order coefficient.

[0065] The circuits **320a**, **320b**, **320c**, and **320d** are circuits that execute arithmetic operations corresponding to the matrices $V_{\text{sup.Low.sub.Normal}}$, $V_{\text{sup.High.sub.Normal}}$, $V_{\text{sup.Low.sub.Extra}}$, and $V_{\text{sup.High.sub.Extra}}$, respectively. The circuit **320a** includes multipliers **321** and **322** and an adder **323**.

[0066] The multiplier **321** outputs a result obtained by multiplying the value $\alpha_{\text{sup.i}}$, which is the first element of the matrix $V_{\text{sup.Low.sub.Normal}}$, by the first element of the input coefficient $\sigma_{\text{sub.L}}$ to the adder **323**. The multiplier **322** outputs a result obtained by

multiplying the value $\alpha.\text{sub}.2i$, which is the second element of the matrix $V.\text{sub}.Normal$, by the second element of the input coefficient $\sigma.\text{sub}.L$ to the adder **323**. The adder **323** outputs a result obtained by adding the two input values to the adder **331**.

[0067] Although the circuits **320b**, **320c**, and **320d** are mutually different in input coefficients or different multiplied values, these circuits have configurations similar to that of the circuit **320a**. Therefore, the description of the configurations of these circuits is omitted.

[0068] The adder **331** outputs a result obtained by adding the value of the register **301**, the output of the circuit **320a**, and the output of the circuit **320b** to the arithmetic unit **341**. The adder **332** outputs a result obtained by adding the value of the register **301**, the output of the circuit **320c**, and the output of the circuit **320d** to the arithmetic unit **342**.

[0069] The arithmetic unit **341** outputs 1 of a bit as the output HIT_i in a case where the output of the adder **331** is 0 of the Galois field, and outputs 0 of a bit as HIT_i in a case where the output is a value other than 0 of the Galois field. The arithmetic unit **342** outputs 1 of a bit as $HIT(i+1)$ in a case where the output of the adder **332** is 0 of the Galois field, and outputs 0 of a bit as $HIT(i+1)$ in a case where the output is a value other than 0 of the Galois field.

[0070] FIG. 4 is a diagram for explaining an example of outputs of the arithmetic units **341** and **342**. As illustrated in FIG. 4, in processing of a cycle 1, a value of HIT_i becomes a value of 1 indicating a root in a case where $x.\text{sub}.1=\alpha.\text{sup}.i$ is the root of the error locator polynomial ($\sigma(\alpha.\text{sup}.i)=0$), and becomes a value of 0 indicating no root in a case where $x.\text{sub}.1=\alpha.\text{sup}.i$ is not the root of the error locator polynomial ($\sigma(\alpha.\text{sup}.i)\neq 0$). In addition, a value of $HIT(i+1)$ becomes a value of 1 indicating a root in a case where $x.\text{sub}.1=\alpha.\text{sup}.i+1$ is the root of the error locator polynomial ($\sigma(\alpha.\text{sup}.i+1)=0$), and becomes a value of 0 indicating no root in a case where $x.\text{sub}.1=\alpha.\text{sup}.i+1$ is not the root of the error locator polynomial ($\sigma(\alpha.\text{sup}.i+1)\neq 0$).

[0071] In processing of a cycle 2, the value of HIT_i becomes a value of 1 indicating a root in a case where $x.\text{sub}.1=\alpha.\text{sup}.i+2$ is the root of the error locator polynomial ($\sigma(\alpha.\text{sup}.i+2)=0$), and becomes a value of 0 indicating no root in a case where $x.\text{sub}.1=\alpha.\text{sup}.i+2$ is not the root of the error locator polynomial ($\sigma(\alpha.\text{sup}.i+2)\neq 0$). In addition, the value of $HIT(i+1)$ becomes a value of 1 indicating a root in a case where $x.\text{sub}.1=\alpha.\text{sup}.i+3$ is the root of the error locator polynomial ($\sigma(\alpha.\text{sup}.i+3)=0$), and becomes a value of 0 indicating no root in a case where $x.\text{sub}.1=\alpha.\text{sup}.i+3$ is not the root of the error locator polynomial ($\sigma(\alpha.\text{sup}.i+3)\neq 0$).

[0072] Such processing of plural cycles is repeated using an element of the Galois field to be a next check value.

[0073] The configuration of the error position calculation unit that realizes the parallel Chien search is not limited to the configuration of FIG. 3. The configuration of FIG. 3 can be expressed by omitting description of the inside of each unit as in FIG. 5. FIG. 5 is a block diagram illustrating the error position calculation unit of the first configuration example. For example, in FIG. 5, description of configurations corresponding to the register **301**, the circuits **310a** and **310b**, and the arithmetic units **341** and **342** in FIG. 3 is omitted, but the error position calculation unit may further include these configurations. The same applies to the error position calculation units illustrated in the following drawings.

[0074] The output of the adder **331** can be interpreted as an output for $p/2$ check values corresponding to Normal among p check values substituted in parallel. The output of the adder **332** can be interpreted as an output for $p/2$ check values corresponding to Extra among the p check values substituted in parallel. Therefore, in FIG. 5, the outputs of the adder **331** and the adder **332** are represented as $\sigma(x.\text{sub}.1:p/2)$ and $\sigma(x.\text{sub}.p/2+1:p)$, respectively.

[0075] The output $\sigma(x.\text{sub}.1:p/2)$ of the adder **331** means including $p/2$ outputs of the evaluation of the error locator polynomial when $p/2$ check values from $x.\text{sub}.1$ to $x.\text{sub}.p/2$ are substituted. The output $\sigma(x.\text{sub}.p/2+1:p)$ of the adder **332** means including $p/2$ outputs of the evaluation of the error locator polynomial when $p/2$ check values from $x.\text{sub}.p/2+1$ to $x.\text{sub}.p$ are substituted.

[0076] The output $\sigma(x.\text{sub}.1:p/2)$ corresponds to a vector including $p/2$ elements of $\sigma(x.\text{sub}.1)$ to $\sigma(x.\text{sub}.p/2)$. Each element $\sigma(x.\text{sub}.i)$ ($1\leq i\leq p/2$) can be interpreted as corresponding to error position information LA (first error position information) indicating whether i is an error position. Similarly, the output $\sigma(x.\text{sub}.p/2+1:p)$ corresponds to a vector including $p/2$ elements of $\sigma(x.\text{sub}.p/2+1)$ to $\sigma(x.\text{sub}.p)$. Each element $\sigma(x.\text{sub}.i)$ ($p/2+1\leq i\leq p$) can be interpreted as corresponding to error position information LB (second error position information) indicating whether i is an error position. Note that HIT_i and $HIT(i+1)$ which are outputs of the arithmetic units **341** and **342** can also be interpreted as corresponding to error position information indicating whether i and $i+1$ are error positions.

[0077] Here, the expression form of the error locator polynomial will be further described. The t -th-order error locator polynomial $\sigma(x)$ is expressed by the above Formula (1). The evaluation of the polynomial by substituting $x.\text{sub}.i$ into x can be expressed in the form of the inner product of vectors as in the following Formula (8).

$$[00009] \quad (X_i) = \begin{pmatrix} 1 \\ x_i^1 \\ x_i^2 \\ \vdots \\ x_i^t \end{pmatrix} = \begin{pmatrix} 1 \\ x_i^1 \\ x_i^2 \\ \vdots \\ x_i^t \end{pmatrix} \cdot \begin{pmatrix} 1 \\ x_i^1 \\ x_i^2 \\ \vdots \\ x_i^t \end{pmatrix} = \begin{pmatrix} 1 \\ x_i^1 \\ x_i^2 \\ \vdots \\ x_i^t \end{pmatrix} \cdot \begin{pmatrix} 1 \\ x_i^1 \\ x_i^2 \\ \vdots \\ x_i^t \end{pmatrix} = \begin{pmatrix} 1 \\ x_i^1 \\ x_i^2 \\ \vdots \\ x_i^t \end{pmatrix} \cdot \begin{pmatrix} 1 \\ x_i^1 \\ x_i^2 \\ \vdots \\ x_i^t \end{pmatrix} \quad (8)$$

[0078] In the parallel Chien search in which the parallelism is p , p check values ($x.\text{sub}.1, x.\text{sub}.2, \dots, x.\text{sub}.p$) are substituted into the error locator polynomial in parallel. When the p check values are expressed as a vector $x.\text{sub}.1:p$, the calculation of substituting the p check values into the error locator polynomial in parallel can be expressed in the form of a matrix operation as in the following Formula (9). A vector $x.\text{sub}.i.\text{sup}.1:t$ ($1\leq i\leq p$) means ($x.\text{sub}.i.\text{sup}.1, x.\text{sub}.i.\text{sup}.2, \dots, x.\text{sub}.i.\text{sup}.t$). A matrix $V.\text{sub}.1:p.\text{sup}.1:t$ means a Vandermonde matrix of p rows and t columns.

[00010]

$$\begin{pmatrix} \text{fwdarw.} \\ X \\ 1:p \end{pmatrix} = \begin{pmatrix} (X_1) \\ (X_2) \\ \vdots \\ (X_p) \end{pmatrix} = \begin{pmatrix} 0 \\ 0 \\ \vdots \\ 0 \end{pmatrix} + \begin{pmatrix} x_1 & x_1^2 & \dots & x_1^t \\ x_2 & x_2^2 & \dots & x_2^t \\ \vdots & \vdots & \ddots & \vdots \\ x_p & x_p^2 & \dots & x_p^t \end{pmatrix} \cdot \begin{pmatrix} 1 \\ x_i^1 \\ x_i^2 \\ \vdots \\ x_i^t \end{pmatrix} = \begin{pmatrix} \text{fwdarw.} \\ X \\ 1:p \end{pmatrix} = \begin{pmatrix} 0 \\ 0 \\ \vdots \\ 0 \end{pmatrix} + \begin{pmatrix} \text{fwdarw.} \\ X \\ 1:p \end{pmatrix} = \begin{pmatrix} \text{fwdarw.} \\ X \\ 1:p \end{pmatrix} = \begin{pmatrix} \text{fwdarw.} \\ X \\ 1:p \end{pmatrix} \quad (9)$$

[0079] FIG. 5 can be interpreted as a configuration example of an error position calculation unit that realizes the parallel Chien search with the parallelism p . The calculation of the t -th-order error locator polynomial by the parallel Chien search with the parallelism p as illustrated in FIG. 5 is expressed by the following Formula (10).

$$[00011] \quad \begin{pmatrix} \text{fwdarw.} \\ X \\ 1:p/2 \end{pmatrix} = \begin{pmatrix} \text{fwdarw.} \\ X \\ 1:p/2 \end{pmatrix} = \begin{pmatrix} \text{fwdarw.} \\ X \\ 1:p/2 \end{pmatrix} = \begin{pmatrix} \text{fwdarw.} \\ X \\ 1:p/2 \end{pmatrix} = \begin{pmatrix} \text{fwdarw.} \\ X \\ 1:p/2 \end{pmatrix} = \begin{pmatrix} \text{fwdarw.} \\ X \\ 1:p/2 \end{pmatrix} = \begin{pmatrix} \text{fwdarw.} \\ X \\ 1:p/2 \end{pmatrix} = \begin{pmatrix} \text{fwdarw.} \\ X \\ 1:p/2 \end{pmatrix} = \begin{pmatrix} \text{fwdarw.} \\ X \\ 1:p/2 \end{pmatrix} = \begin{pmatrix} \text{fwdarw.} \\ X \\ 1:p/2 \end{pmatrix} \quad (10)$$

[0080] An example of calculation according to the first configuration example of FIG. 5 will be described with reference to FIGS. 6 and 7. FIG. 6 is a diagram illustrating an example of calculation in a case where the number of errors is small. FIG. 7 is a diagram illustrating an example of calculation in a case where the number of errors is large. The case where the number of errors is small is, for example, a case where the number

of errors is $t/2$ or less. The case where the number of errors is large is, for example, a case where the number of errors is larger than $t/2$.

[0081] When the number of errors is small (FIG. 6), the high-order coefficient among the coefficients of the t -th-order error locator polynomial is 0. In other words, $\sigma_{\text{sub.H}}$ is a vector (hereinafter, a zero vector) in which all elements are 0. Therefore, among the units of the error position calculation unit of the first configuration example, the circuits **320a** (corresponding to $V_{\text{sup.Low.sub.Normal}}$) and **320c** (corresponding to $V_{\text{sup.Low.sub.Extra}}$) that perform the calculation using $\sigma_{\text{sub.L}}$ operate (are activated), but the circuits **320b** (corresponding to $V_{\text{sup.High.sub.Normal}}$) and **320d** (corresponding to $V_{\text{sup.High.sub.Extra}}$) that perform the calculation using $\sigma_{\text{sub.H}}$ do not operate. Therefore, in the case of FIG. 6, the power consumption can be suppressed. A broken line in FIG. 6 indicates that the circuit does not operate.

[0082] On the other hand, in a case where the number of errors is large (FIG. 7), at least a part of high-order coefficients of the t -th-order error locator polynomial has a value other than 0. Therefore, all of the circuits **320a** to **320d** included in the error position calculation unit of the first configuration example operate (are activated). As a result, there is a possibility that an increase in power consumption cannot be suppressed.

[0083] In FIGS. 6 and 7, an example of a calculation formula corresponding to the operation of the circuit is illustrated above the circuit.

[0084] In the parallel Chien search, the power consumption of the circuit may increase as the number of errors increases. In order to suppress an increase in power consumption, it is conceivable to halve the parallelism when the number of errors increases. Hereinafter, such a configuration may be referred to as two-division parallel Chien search. In the present embodiment, since the calculation of the parallelism p is divided into two, p is an even integer satisfying $2 \leq p < n$. n is an integer of 2 or more representing a code length (the number of bits) of an error correction code.

[0085] Hereinafter, a second configuration example of two-division parallel Chien search capable of suppressing power consumption even when the number of errors is large will be described. FIGS. 8 and 9 are diagrams for explaining the operation of an error position calculation unit of the second configuration example that realizes the two-division parallel Chien search. In the second configuration example, selectors **801** and **802** for switching a circuit to be operated are added.

[0086] In a case where the number of errors is small (for example, the number of errors is $t/2$ or less), the selector **801** selects a vector $\sigma_{\text{sub.L}}$ including a low-order coefficient (FIG. 8), and in a case where the number of errors is large (for example, the number of errors is larger than $t/2$), the selector **801** selects a zero vector (FIG. 9).

[0087] In a case where the number of errors is small, the selector **802** selects a vector **6H** including a high-order coefficient (FIG. 8). In a case where the number of errors is large, the selector **802** selects a zero vector (FIG. 9). In a case where the number of errors is small, since the vector **6H** is a vector in which all elements are 0, in FIG. 8, a zero vector is described instead of the vector **6H**.

[0088] As illustrated in FIG. 9, in a case where the number of errors is large, the circuit **320c** and the circuit **320d** can be configured not to operate. As a result, as compared with the first configuration example in FIG. 5 (FIG. 7), an increase in power consumption can be suppressed.

[0089] As can be seen from the description of FIGS. 8 and 9, in the second configuration example, the circuit **320d** does not operate in both the case where the number of errors is small and the case where the number of errors is large. Therefore, the unnecessary circuit **320d** is provided, and the circuit size may not be suppressed.

[0090] A third configuration example capable of suppressing the circuit size will be described. FIGS. 10 and 11 are diagrams for explaining the operation of an error position calculation unit of the third configuration example. The third configuration example is different from the second configuration example in that the selector **802** and the circuit **320d** are removed.

[0091] The selector **801** selects the vector $\sigma_{\text{sub.L}}$ including the low-order coefficient when the number of errors is small (FIG. 10), and selects the zero vector when the number of errors is large (FIG. 11).

[0092] In the third configuration example, since the unnecessary circuit **320d** and selector **802** are not provided, an increase in circuit size can be suppressed as compared with the second configuration example.

[0093] As described above, the size of the arithmetic circuit for the processing of searching for the root of the error locator polynomial such as the Chien search tends to be increased in the circuit that realizes the decoding processing. Therefore, in the present embodiment, a configuration capable of further suppressing the circuit size while suppressing the power consumption is achieved.

[0094] FIG. 12 is a block diagram illustrating a configuration example of the error position calculation unit **103** of the embodiment. As illustrated in FIG. 12, the error position calculation unit **103** includes two circuits **320a-1** and **320a-2**, multipliers **401** and **402**, selectors **411**, **412**, and **413**, and adders **421** and **422**.

[0095] Note that FIG. 12 also illustrates an example of calculation by the error position calculation unit **103** in a case where the number of errors is small. FIG. 13 is a diagram illustrating an example of calculation by the error position calculation unit **103** in a case where the number of errors is large. Hereinafter, the operation of the error position calculation unit **103** will be described with reference to FIGS. 12 and 13.

[0096] The circuits **320a-1** and **320a-2** are circuits that execute the arithmetic operation corresponding to the matrix $V_{\text{sup.Low.sub.Normal}}$, similarly to the circuit **320a** in FIG. 3. Thus, the circuit **320a-1** and the circuit **320a-2** are mutually different in input values, whereas these circuits execute the similar arithmetic operation.

[0097] The circuit **320a-1** (first circuit) corresponds to a substitution circuit (first substitution circuit) that calculates $p/2$ evaluation values **EA** (first evaluation values) by substituting $p/2$ check values into a $t/2$ -th-order input polynomial **PA** (first input polynomial). The $p/2$ evaluation values **EA** are used for calculating $p/2$ pieces of error position information **LA** indicating whether the position is an error position. The input polynomial **PA** corresponds to a low-order polynomial that is a polynomial obtained from the error locator polynomial.

[0098] The circuit **320a-2** (second circuit) corresponds to a substitution circuit (second substitution circuit) that calculates $p/2$ evaluation values **EB** (second evaluation values) by substituting $p/2$ check values into a $t/2$ -th-order input polynomial. The $p/2$ evaluation values **EB** are used for calculating $p/2$ pieces of error position information **LB** indicating whether the position is an error position.

[0099] The $t/2$ -th-order input polynomial (second polynomial) used by the circuit **320a-2** is an input polynomial **PB** (second input polynomial) represented by a coefficient obtained by converting a coefficient of the low-order polynomial in a case where the number of errors is small, and is the same input polynomial **PC** (third input polynomial) as the high-order polynomial in a case where the number of errors is large.

[0100] In a case where, for example, the number of errors is $t/2$ or less, the error position calculation unit **103** obtains coefficients of the input polynomial **PB** by performing coefficient conversion of the low-order polynomial. Then, in the circuit **320a-1**, the evaluation values **EA** obtained by substituting $p/2$ check values $x_{\text{sub.1:p/2}}$ (first check values) from the first to the $p/2$ -th among the p check values $x_{\text{sub.1:p}}$ from $x_{\text{sub.1}}$ to $x_{\text{sub.p}}$ into the input polynomial **PA** (low-order polynomial) are calculated. On the other hand, in the circuit **320a-2**, the evaluation values **EB** obtained by substituting $p/2$ check values $x_{\text{sub.1:p/2}}$ from the first to the $p/2$ -th into the input polynomial **PB** are calculated. The evaluation values **EB** are the same as evaluation values obtained by substituting $p/2$ check values $x_{\text{sub.p/2+1:p}}$ (second check values) from the $(p/2+1)$ -th to the p -th into the input polynomial **PA**. The output $\sigma(x_{\text{sub.1:p/2}})$ corresponds to the error position information **LA** obtained by adding $\sigma_{\text{sub.0}}$ to each of the $p/2$ evaluation values **EA** calculated by the circuit **320a-1**. The output $\sigma(x_{\text{sub.p/2+1:p}})$ corresponds to the error position information **LB** obtained by adding $\sigma_{\text{sub.0}}$ to each of the $p/2$ evaluation values **EB** calculated by the circuit **320a-2**. The output $\sigma(x_{\text{sub.1:p}})$ including the output $\sigma(x_{\text{sub.1:p/2}})$ and the output $\sigma(x_{\text{sub.p/2+1:p}})$ corresponds to the p pieces of error position information output by the error position calculation unit **103**.

[0101] When the number of errors is larger than $t/2$, the error position calculation unit **103** converts $p/2$ evaluation values **EB** calculated by the circuit **320a-2** by substituting $p/2$ check values $x_{\text{sub.1:p/2}}$ into the high-order polynomial (input polynomial **PC**) into $p/2$ evaluation values **EC**

(third evaluation values) using a predetermined diagonal matrix $D_{\text{sub.2}}$ (details will be described later). The error position calculation unit **103** adds the $p/2$ evaluation values EA calculated by the circuit **320a-1** by substituting $p/2$ check values $x_{\text{sub.1:p/2}}$ into the low-order polynomial (input polynomial PA) and the $p/2$ evaluation values EC to calculate $p/2$ evaluation values ED (fourth evaluation values). The error position calculation unit **103** outputs $p/2$ pieces of error position information LA calculated by adding $\sigma_{\text{sub.0}}$ to each of the $p/2$ evaluation values ED.

[0102] The multiplier **401** (first multiplier) multiplies a vector $\sigma_{\text{sub.L}}$ including low-order coefficients by a predetermined diagonal matrix $D_{\text{sub.1}(t/2, p/2)}$, and outputs a multiplication result to the selector **411**. The multiplication by the multiplier **401** corresponds to processing of obtaining coefficients (fourth coefficients) of the input polynomial PB by converting coefficients of the low-order polynomial (input polynomial PA). In one example, the multiplication by the multiplier **401** corresponds to obtaining the coefficient of the input polynomial PB by multiplying the k -th-order (k is an integer satisfying $1 \leq k \leq t/2$) coefficient of the low-order polynomial by $\alpha_{\text{sup.kp/2}}$.

[0103] In a case where the number of errors is small, the selector **411** (first selector) selects a multiplication result by the multiplier **401** and outputs the multiplication result to the circuit **320a-2** (FIG. 12). In a case where the number of errors is large, the selector **411** selects a vector $\sigma_{\text{sub.H}}$ including a high-order coefficient and outputs the vector to the circuit **320a-2** (FIG. 13). The selector **411** corresponds to a configuration that outputs coefficients (fifth coefficients) of a $t/2$ -th-order input polynomial used by the circuit **320a-2**.

[0104] As illustrated in FIG. 12, in a case where the number of errors is small, the two circuits **320a-1** and **320a-2** and the arithmetic operation (multiplier **401**) using the diagonal matrix $D_{\text{sub.1}(t/2, p/2)}$ are activated.

[0105] Multiplying the vector $\sigma_{\text{sub.L}}$ by the predetermined diagonal matrix $D_{\text{sub.1}(t/2, p/2)}$ corresponds to using a matrix obtained by multiplying the matrix $V_{\text{sup.Low.sub.Normal}}$ by the diagonal matrix $D_{\text{sub.1}(t/2, p/2)}$ for multiplication with the vector $\sigma_{\text{sub.L}}$, as described in the formula at the top of FIG. 12. Details of the diagonal matrix $D_{\text{sub.1}(t/2, p/2)}$ and the reason for using the diagonal matrix $D_{\text{sub.1}(t/2, p/2)}$ will be described later.

[0106] When the number of errors is small, the selector **412** (second selector) selects the zero vector (first value) and outputs the zero vector to the multiplier **402** (FIG. 12). The zero vector is a vector in which all of $p/2$ elements are 0. In a case where the number of errors is large, the selector **412** selects the output of the circuit **320a-2** and outputs the selected output to the multiplier **402** (FIG. 13).

[0107] The multiplier **402** (second multiplier) multiplies the output (second value) of the selector **412** by a predetermined diagonal matrix $D_{\text{sub.2}(t/2, p/2)}$, and outputs a multiplication result to the adder **421**. In a case where the number of errors is small, since the selector **412** outputs a zero vector, the multiplication result of the multiplier **402** is 0. Therefore, the output of the multiplier **402** does not affect the result by the adder **421**. When the number of errors is large, since the selector **412** selects and outputs the output of the circuit **320a-2**, the multiplier **402** outputs a multiplication result of the output of the circuit **320a-2** and the diagonal matrix $D_{\text{sub.2}(t/2, p/2)}$.

[0108] The multiplication by the multiplier **402** corresponds to processing of converting the evaluation values EB calculated by the circuit **320a-2** into the evaluation values EC using the diagonal matrix $D_{\text{sub.2}}$. The multiplication by the multiplier **402** corresponds to, for example, obtaining the evaluation values EC by multiplying the $p/2$ evaluation values EB calculated by the circuit **320a-2** by predetermined $p/2$ multiplication values (diagonal components of the diagonal matrix $D_{\text{sub.2}}$).

[0109] As illustrated in FIG. 13, in a case where the number of errors is large, the two circuits **320a-1** and **320a-2** and the arithmetic operation (multiplier **402**) using the diagonal matrix $D_{\text{sub.2}(t/2, p/2)}$ are activated.

[0110] Outputting the multiplication result of the output of the circuit **320a-2** and the diagonal matrix $D_{\text{sub.2}(t/2, p/2)}$ corresponds to using a matrix obtained by multiplying the diagonal matrix $D_{\text{sub.2}(t/2, p/2)}$ and the matrix $V_{\text{sup.Low.sub.Normal}}$ for multiplication with the vector $\sigma_{\text{sub.H}}$, as described in the formula at the top of FIG. 13. Details of the diagonal matrix $D_{\text{sub.2}(t/2, p/2)}$ and the reason for using the diagonal matrix $D_{\text{sub.2}(t/2, p/2)}$ will be described later.

[0111] The adder **421** (first adder) adds the output of the circuit **320a-1**, the output of the multiplier **402**, and the vector $\sigma_{\text{sub.0}}$ corresponding to the 0-th-order coefficient, and outputs an addition result as an output $\sigma(x_{\text{sub.1:p/2}})$ (first error position information).

[0112] The adder **422** (second adder) adds the output of the circuit **320a-2** and the vector $\sigma_{\text{sub.0}}$ corresponding to the 0-th-order coefficient, and outputs an addition result as an output $\sigma(x_{\text{sub.p/2+1:p}})$ (second error position information).

[0113] The selector **413** (third selector) selects and outputs the output $\sigma(x_{\text{sub.p/2+1:p}})$ of the adder **422** in a case where the number of errors is small, and selects and outputs invalid data that is not error position information in a case where the number of errors is large. The invalid data is, for example, a vector including $p/2$ elements, and is a zero vector in which all of the $p/2$ elements are 0.

[0114] In a case where the number of errors is small, the output of the error position calculation unit **103** is an output $\sigma(x_{\text{sub.1:p}})$ including the output $\sigma(x_{\text{sub.1:p/2}})$ of the adder **421** and the output $\sigma(x_{\text{sub.p/2+1:p}})$ of the adder **422** (selector **413**). The output $\sigma(x_{\text{sub.1:p}})$ corresponds to p pieces of error position information. In a case where the number of errors is large, the output of the error position calculation unit **103** is the output $\sigma(x_{\text{sub.1:p/2}})$ of the adder **421**. Thus, the output of the adder **422** is not included in the output of the error position calculation unit **103**. The output $\sigma(x_{\text{sub.1:p/2}})$ corresponds to $p/2$ pieces of error position information.

[0115] Next, the diagonal matrix $D_{\text{sub.1}(t/2, p/2)}$ will be described in detail.

[0116] When $\alpha_{\text{sup.i}}$ is substituted into $x_{\text{sub.i}}$, the evaluation of the error locator polynomial in the form of the inner product of the vectors as in the above Formula (8) can be expressed as the following Formula (11).

$$[00012] \quad \begin{pmatrix} i \end{pmatrix} = \begin{pmatrix} 0 \end{pmatrix} + \begin{pmatrix} i, \quad 2i, \quad \dots, \quad ti \end{pmatrix} \cdot \text{Math.} \begin{pmatrix} \text{fwdarw.} \\ 1:t \end{pmatrix} \quad (11)$$

[0117] When $\alpha_{\text{sup.i+q}}$ obtained by multiplying $\alpha_{\text{sup.i}}$ by $\alpha_{\text{sup.q}}$ is substituted into $x_{\text{sub.i}}$, the evaluation of the error locator polynomial can be expressed as the following Formula (12). Formula (12) can be interpreted as corresponding to the error locator polynomial obtained by shifting the error locator polynomial of Formula (11) by a diagonal matrix $D_{\text{sub.1}(t, q)}$ defined by the following Formula (13). Hereinafter, such a shift may be referred to as a polynomial shift, and q may be referred to as a shift amount. As shown in Formula (12) and Formula (13), the diagonal matrix $D_{\text{sub.1}(t, q)}$ is a matrix that does not depend on i .

[00013]

$$\begin{pmatrix} i+q \end{pmatrix} = \begin{pmatrix} 0 \end{pmatrix} + \begin{pmatrix} i+q, \quad 2(i+q), \quad \dots, \quad t(i+q) \end{pmatrix} \cdot \text{Math.} \begin{pmatrix} \text{fwdarw.} \\ 1:t \end{pmatrix} = \begin{pmatrix} 0 \end{pmatrix} + \begin{pmatrix} i, \quad 2i, \quad \dots, \quad ti \end{pmatrix} \cdot \text{Math.} \begin{pmatrix} \text{fwdarw.} \\ 1:t \end{pmatrix} \begin{pmatrix} q & & 0 \\ & \ddots & \\ 0 & & tq \end{pmatrix} \quad (12)$$

$$D_1(t, q) := \text{diag} \begin{pmatrix} q & & 2q & \dots & tq \end{pmatrix} \quad (13)$$

[0118] The inner product of the vector in the first row of Formula (12) can be rewritten in the form of the inner product using the same vector as the vector used for the calculation of the inner product of Formula (11) by using the diagonal matrix $D_{\text{sub.1}}$.

[0119] The similar rewriting (polynomial shift) can also be applied to calculation using the Vandermonde matrix. In the present embodiment, rewriting using the diagonal matrix is applied to calculation of a matrix used in the two-division parallel Chien search.

[0120] An example in which rewriting using the diagonal matrix $D_{\text{sub.1}}$ is applied to the two-division parallel Chien search will be described. Hereinafter, a case of $t=4$ and the parallelism $p=4$ will be described as an example.

[0121] The following Formula (14) shows an example of the Vandermonde matrix in this case. When an element in the k-th column in the first row of the Vandermonde matrix of Formula (14) is multiplied by $\alpha_{\text{sup.kp}/2} = \alpha_{\text{sup.2k}}$, an element in the third row is obtained. Similarly, when an element in the k-th column in the second row is multiplied by $\alpha_{\text{sup.kp}/2} = \alpha_{\text{sup.2k}}$, an element in the fourth row is obtained. Therefore, in order to rewrite the first row and the second row to the third row and the fourth row, the diagonal matrix $D_{\text{sub.1}}$ similar to Formula (12) can be applied. Note that, in the example of Formula (14), since $p/2 (=4/2)$ corresponds to the shift amount q, the diagonal matrix is represented as $D_{\text{sub.1}}(4, 2)$.

$$[00014] \begin{pmatrix} i & 2i & 3i & 4i \\ i+1 & 2(i+1) & 3(i+1) & 4(i+1) \\ i+2 & 2(i+2) & 3(i+2) & 4(i+2) \\ i+3 & 2(i+3) & 3(i+3) & 4(i+3) \end{pmatrix} = \begin{pmatrix} i & 2i & 3i & 4i \\ i+1 & 2(i+1) & 3(i+1) & 4(i+1) \end{pmatrix} \begin{pmatrix} 2 & 0 & 0 & 0 \\ 0 & 4 & 0 & 0 \\ 0 & 0 & 6 & 0 \\ 0 & 0 & 0 & 8 \end{pmatrix} = \begin{pmatrix} V_{\text{Normal}} \\ V_{\text{Normal}} D_1(4, 2) \end{pmatrix} \quad (14)$$

[0122] In Formula (14), a matrix including the first and second rows of the Vandermonde matrix is expressed as $V_{\text{sub.Normal}}$. The matrix including the third and fourth rows of the Vandermonde matrix is rewritten to multiplication of the matrix $V_{\text{sub.Normal}}$ and the diagonal matrix $D_{\text{sub.1}}(t, p/2) = D_{\text{sub.1}}(4, 2)$. Such rewriting corresponds to rewriting the matrix used in the second half calculation (Extra) of the two calculations to be parallelized to the multiplication of the matrix used in the first half calculation (Normal) and the diagonal matrix.

[0123] In a case where, for example, the check value shown in Formula (15) is used, the Vandermonde matrix of p rows and t columns including the matrix $V_{\text{sub.Normal}}$ of $p/2$ rows and t columns and the matrix $V_{\text{sub.Extra}}$ of $p/2$ rows and t columns can be rewritten in the form using the matrix $V_{\text{sub.Normal}}$ and the diagonal matrix $D_{\text{sub.1}}(t, p/2)$ as shown in Formula (16).

$$[00015] (x_1, x_2, \dots, x_p) = \begin{pmatrix} i & i+1 & \dots & i+(p-1) \end{pmatrix} \quad (15) \quad \begin{pmatrix} V_{\text{Normal}} \\ V_{\text{Extra}} \end{pmatrix} = \begin{pmatrix} V_{\text{Normal}} \\ V_{\text{Normal}} D_1(t, p/2) \end{pmatrix} \quad (16)$$

[0124] In Formulas (14) and (16), the Vandermonde matrix is not divided into a low order (Low) and a high order (High) in the column direction for convenience of description. For the error position calculation unit **103** according to the embodiment illustrated in FIG. 12, rewriting as in Formula (14) may be applied to the matrix $V_{\text{sup.Low.sub.Normal}}$ and the matrix $V_{\text{sup.Low.sub.Extra}}$ which are the low-order portions of the Vandermonde matrix. That is, the matrix $V_{\text{sup.Low.sub.Extra}}$ is rewritten to the multiplication of the matrix $V_{\text{sup.Low.sub.Normal}}$ and the diagonal matrix $D_{\text{sub.1}}(t/2, p/2)$. The formula at the top of FIG. 12 shows an example of a Vandermonde matrix including a matrix obtained by rewriting the matrix $V_{\text{sup.Low.sub.Extra}}$ to multiplication of the matrix $V_{\text{sup.Low.sub.Normal}}$ and the diagonal matrix $D_{\text{sub.1}}(t/2, p/2)$.

[0125] Next, the diagonal matrix $D_{\text{sub.2}}(t/2, p/2)$ will be described in detail.

[0126] The calculation of the inner product using the high-order coefficient included in the substitution calculation of the error locator polynomial can be rewritten to a calculation including an element used in the calculation of the inner product using the low-order coefficient by using the factorization. The following Formula (17) is a formula showing an example of rewriting of the evaluation of the error locator polynomial.

$$[00016] (x = i) = 0 + \begin{pmatrix} i & 2i \end{pmatrix} \cdot \text{Math.} \begin{matrix} \text{fwdarw.} \\ 1:2 \end{matrix} + \begin{pmatrix} 3i & 4i \end{pmatrix} \cdot \text{Math.} \begin{matrix} \text{fwdarw.} \\ 3:4 \end{matrix} = 0 + \begin{pmatrix} i & 2i \end{pmatrix} \cdot \text{Math.} \begin{matrix} \text{fwdarw.} \\ 1:2 \end{matrix} + 2i \begin{pmatrix} i & 2i \end{pmatrix} \cdot \text{Math.} \begin{matrix} \text{fwdarw.} \\ 3:4 \end{matrix} \quad (17)$$

[0127] The first row of Formula (17) includes an inner product using a low-order coefficient $\sigma_{\text{sub.1:2}}$ and an element $(\alpha_{\text{sup.i}}, \alpha_{\text{sup.2i}})$ and an inner product using a high-order coefficient $\sigma_{\text{sub.3:4}}$ and an element $(\alpha_{\text{sup.3i}}, \alpha_{\text{sup.4i}})$. The latter inner product can be rewritten to include the element $(\alpha_{\text{sup.i}}, \alpha_{\text{sup.2i}})$ used in the calculation of the low-order inner product, as illustrated in the second row.

[0128] Similar rewriting can be applied to the Vandermonde matrix. The following Formula (18) is a formula showing an example of rewriting of the Vandermonde matrix.

$$[00017] \begin{pmatrix} i & 2i \\ i+1 & 2(i+1) \\ i+2 & 2(i+2) \\ i+3 & 2(i+3) \end{pmatrix} \cdot \text{Math.} \begin{pmatrix} 2i & i & 2i \\ 2(i+1) & i+1 & 2(i+1) \\ 2(i+2) & i+2 & 2(i+2) \\ 2(i+3) & i+3 & 2(i+3) \end{pmatrix} = \begin{pmatrix} i & 2i \\ i+1 & 2(i+1) \\ i+2 & 2(i+2) \\ i+3 & 2(i+3) \end{pmatrix} \cdot \text{Math.} \begin{pmatrix} 2i & 0 & 0 & 0 \\ 0 & 2(i+1) & 0 & 0 \\ 0 & 0 & 2(i+1) & 0 \\ 0 & 0 & 0 & 2(i+3) \end{pmatrix} \begin{pmatrix} i & 2i \\ i+1 & 2(i+1) \\ i+2 & 2(i+2) \\ i+3 & 2(i+3) \end{pmatrix} \quad (18)$$

[0129] A matrix in the first row of Formula (18) corresponds to a matrix obtained by rewriting elements of high-order columns (third column and fourth column) of the Vandermonde matrix in the first row of Formula (14) to elements including elements of low-order columns (first column and second column) as factors. The two high-order columns are further rewritten in the form of multiplication of a diagonal matrix illustrated in the center of the second row and a matrix including the low-order columns. This diagonal matrix corresponds to the diagonal matrix $D_{\text{sub.2}}$.

[0130] An example of rewriting the Vandermonde matrix $V_{\text{sub.1:p.sup.1:t}}$ shown in Formula (9) will be described. In this case, a matrix $V_{\text{sub.1:p.sup.t/2+1:t}}$ including the high-order columns in the Vandermonde matrix $V_{\text{sub.1:p.sup.1:t}}$ is rewritten to multiplication of a matrix $V_{\text{sub.1:p.sup.1:t/2}}$ including the low-order columns and the diagonal matrix $D_{\text{sub.2}}(t/2, p)$. The following Formula (19) is a formula showing an example of such rewriting.

$$[00018] V_{1:p}^{t/2+1:t} = \begin{pmatrix} x_1^{t/2} (x_1, x_1^2, \dots, x_1^{t/2}) \\ x_2^{t/2} (x_2, x_2^2, \dots, x_2^{t/2}) \\ \text{Math.} \\ x_p^{t/2} (x_p, x_p^2, \dots, x_p^{t/2}) \end{pmatrix} = \begin{pmatrix} x_1^{t/2} & 0 & \text{Math.} & 0 \\ 0 & x_2^{t/2} & \text{Math.} & 0 \\ \text{Math.} & \text{Math.} & \ddots & \text{Math.} \\ 0 & 0 & \text{Math.} & x_p^{t/2} \end{pmatrix} \begin{pmatrix} x_1 & x_1^2 & \text{Math.} & x_1^{t/2} \\ x_2 & x_2^2 & \text{Math.} & x_2^{t/2} \\ \text{Math.} & \text{Math.} & \ddots & \text{Math.} \\ x_p & x_p^2 & \text{Math.} & x_p^{t/2} \end{pmatrix} = D_2(t/2, p) V_{1:p}^{1:t/2} \quad (19)$$

[0131] The diagonal matrix $D_{\text{sub.2}}(t, p)$ is defined by the following Formula (20). As shown in Formula (20), the diagonal matrix $D_{\text{sub.2}}(t, p)$ is a matrix that does not depend on i.

$$[00019] D_2(t, p) = \text{diag}(x_1^t, x_2^t, \dots, x_p^t) \quad (20)$$

[0132] Note that Formula (20) corresponds to the definition of the diagonal matrix $D_{\text{sub.2}}(t, p)$ in a general case where the Vandermonde matrix is not divided into two of a low order and a high order. In the two-division parallel Chien search, the t-th-order error locator polynomial is divided into two $(t/2)$ -th-order polynomials. Therefore, the divided matrix $V_{\text{sub.1:p.sup.t/2+1:t}}$ is multiplied by the diagonal matrix

D.sub.2(t/2, p).

[0133] In a case where the Vandermonde matrix is expressed by a matrix V.sup.Low including low-order columns and a matrix V.sup.High including high-order columns, [0134] the Vandermonde matrix (V.sup.Low V.sup.High) can be rewritten in a form using the diagonal matrix D.sub.2(t/2, p) and the matrix V.sup.Low, as shown in the following Formula (21).

$$[00020] \begin{pmatrix} V^{\text{Low}} & V^{\text{High}} \end{pmatrix} = \begin{pmatrix} V^{\text{Low}} & D_2(t/2, p)V^{\text{Low}} \end{pmatrix} \quad (21)$$

[0135] In Formula (21), the calculation of the parallelism p is not divided into two for convenience of explanation. For the error position calculation unit **103** according to the embodiment as illustrated in FIG. **12** (FIG. **13**), rewriting as in Formula (21) may be applied to the matrix V.sup.High.sub.Normal, which is a portion corresponding to the divided first half of the Vandermonde matrix and a high-order portion, with the parallelism set to p/2. That is, the matrix V.sup.High.sub.Normal is rewritten to multiplication of the diagonal matrix D.sub.2(t/2, p/2) and the matrix V.sup.Low.sub.Normal. The formula at the top of FIG. **13** shows an example of a Vandermonde matrix including a matrix obtained by rewriting the matrix V.sup.High.sub.Normal to multiplication of the diagonal matrix D.sub.2(t/2, p/2) and the matrix V.sup.Low.sub.Normal.

[0136] As described above, the matrix V.sup.Low.sub.Extra used when the number of errors is small can be rewritten to multiplication of the matrix V.sup.Low.sub.Normal and the diagonal matrix D.sub.1(t/2, p/2). Therefore, the circuit **320c** corresponding to the matrix V.sup.Low.sub.Extra can be replaced with a circuit **320a-2** corresponding to the matrix V.sup.Low.sub.Normal and a multiplier **401** that multiplies the diagonal matrix D.sub.1(t/2, p/2).

[0137] On the other hand, the matrix V.sup.High.sub.Normal used when the number of errors is large can be rewritten to multiplication of the diagonal matrix D.sub.2(t/2, p/2) and the matrix V.sup.Low.sub.Normal. Therefore, the circuit **320b** corresponding to the matrix V.sup.High.sub.Normal can be replaced with the multiplier **402** that multiplies the diagonal matrix D.sub.2(t/2, p/2) and the circuit **320a-2** corresponding to the matrix V.sup.Low.sub.Normal.

[0138] As a whole, the two circuits **320b** and **320c** are replaced with one circuit **320a-2** and two multipliers **401** and **402**. In the comparison in the matrix used for calculation, the two matrices V.sup.Low.sub.Extra and V.sup.High.sub.Normal are replaced with one matrix V.sup.Low.sub.Normal and two diagonal matrices D.sub.1 and D.sub.2. Since the diagonal matrix is a matrix only including diagonal components, the diagonal matrix substantially corresponds to a vector including elements for one row or one column. Therefore, a circuit that executes the arithmetic operation using the diagonal matrix can be made smaller in circuit size than a circuit that executes the arithmetic operation of a matrix that is not the diagonal matrix.

[0139] Thus, the error position calculation unit **103** of the present embodiment can replace two circuits for calculating two matrices that are not the diagonal matrix with one circuit for calculating a matrix that is not the diagonal matrix and two circuits for calculating the diagonal matrix. As a result, it is possible to suppress the size of the arithmetic circuit used for the arithmetic operation such as the decoding processing.

[0140] FIG. **14** is a block diagram illustrating a more detailed configuration example of the error position calculation unit **103**. The same components as those in other drawings such as FIGS. **3** and **12** are denoted by the same reference numerals, and description thereof is omitted.

[0141] A selector **1401** selects the output of the multiplier **401**, namely, the result of multiplication of the diagonal matrix D.sub.1(t/2, p/2) when the number of errors is large, and selects the output of the multiplier **312** when the number of errors is small.

[0142] An arithmetic unit **1411** corresponds to an arithmetic unit for performing multiplication of the diagonal matrix D.sub.1(t/2, p/2). An arithmetic unit **1412** corresponds to an arithmetic unit for performing multiplication of the diagonal matrix D.sub.2(t/2, p/2).

[0143] Note that UNIT_{iP} means a circuit that calculates $\sigma(x_{\text{sub}.i})$ and $\sigma(x_{\text{sub}.i+p/2})$ and outputs HIT_i and HIT_(i+p) when the number of errors is small, and calculates $\sigma(x_{\text{sub}.i})$ and outputs HIT_i when the number of errors is large. “UNIT_{jP}, j=0, 1, . . . i-1, i+1, . . . , p/2-1” in FIG. **14** indicates that these circuits are included in the error position calculation unit **103**.

[0144] Heretofore, the example in which t coefficients of the t-th-order error locator polynomial are divided into first-order to (t/2)-th-order coefficients and (t/2+1)-th-order to t-th-order coefficients has been mainly described. In short, the example of the case where t is an even number of 2 or more has been described. However, t is not necessarily an even number, and may be an odd number of 3 or more.

[0145] When t is an odd number, t coefficients can be divided into first-order to s-th-order coefficients and (s+1)-th-order to t-th-order coefficients. s is the minimum integer larger than t/2 or the maximum integer smaller than t/2. FIG. **15** is a block diagram illustrating a configuration example of the error position calculation unit **103** in the former case. FIG. **16** is a block diagram illustrating a configuration example of the error position calculation unit **103** in the latter case. In a case where t is an odd number, a procedure similar to the above can be applied by setting first-order to s-th-order coefficients as low-order coefficients and setting (s+1)-th-order to t-th-order coefficients as higher-order coefficients.

[0146] Next, a flow of decoding processing by the memory system **1** will be described. FIG. **17** is a flowchart illustrating an example of decoding processing according to the present embodiment.

[0147] The control unit **11** reads an error correction code from the nonvolatile memory **20**, and obtains a received word (step **S101**). The control unit **11** instructs the decoder **18** to start decoding.

[0148] The syndrome calculation unit **101** of the decoder **18** calculates the syndrome from the received word (step **S102**). The decoder **18** determines whether values of all calculated syndromes are 0 (step **S103**).

[0149] In a case where all the syndromes are 0 (step **S103**: Yes), since it can be determined that there is no error in the received word, the decoder **18** ends the decoding processing. In a case where all the syndromes are not 0 (step **S103**: No), the error locator polynomial calculation unit **102** calculates the error locator polynomial using the syndromes (step **S104**).

[0150] The error position calculation unit **103** searches for an error position by the calculated error locator polynomial (step **S105**). The correction unit **104** corrects the error by inverting (bit flipping) a bit at the error position obtained by the search (step **S106**), and ends the decoding processing.

[0151] As described above, the present embodiment can suppress the size of the circuit used for the search processing of the root of the error locator polynomial by the Chien search or the like. Thus, it is possible to suppress the size of the arithmetic circuit used for the arithmetic operation such as the decoding processing.

[0152] While certain embodiments have been described, these embodiments have been presented by way of example only, and are not intended to limit the scope of the inventions. Indeed, the novel embodiments described herein may be embodied in a variety of other forms; moreover, various omissions, substitutions and changes in the form of the embodiments described herein may be made without departing from the spirit of the inventions. The accompanying claims and their equivalents are intended to cover such forms or modifications as would fall within the scope and spirit of the inventions.

Claims

1. An arithmetic circuit comprising: a first substitution circuit configured to calculate p/2 first evaluation values by substituting p/2 check values into a first input polynomial, p being an even integer satisfying $2 \leq p < n$, n being an integer of 2 or more, the first input polynomial being

represented by first-order to s -th-order coefficients of an error locator polynomial, s being the minimum integer greater than or equal to $t/2$ or the maximum integer less than or equal to $t/2$, t being an integer of 2 or more, the error correction code having a code length of n bits to correct an error of t bits or less; and a second substitution circuit configured to calculate $p/2$ second evaluation values, wherein the arithmetic circuit is configured to, when the number of errors is $t/2$ or less, output p pieces of error position information including $p/2$ pieces of error position information calculated based on the first evaluation values calculated by the first substitution circuit by substituting $p/2$ first check values from the first to the $p/2$ -th among the p check values, and $p/2$ pieces of error position information calculated based on the second evaluation values calculated by the second substitution circuit by substituting the first check values into a second input polynomial, the second input polynomial being represented by coefficients obtained by converting the coefficients of the first input polynomial, and wherein the arithmetic circuit is configured to, when the number of errors is larger than $t/2$, convert the second evaluation values into third evaluation values, the second evaluation values being calculated by the second substitution circuit by substituting the first check values into a third input polynomial represented by $(s+1)$ -th-order to t -th-order coefficients of the error locator polynomial, and output $p/2$ pieces of error position information calculated based on the first evaluation values, the first evaluation values being calculated by the first substitution circuit by substituting the first check values and the third evaluation values.

2. The arithmetic circuit according to claim 1, wherein the arithmetic circuit is configured to, when the number of errors is $t/2$ or less, obtain the coefficients of the second input polynomial by multiplying the k -th-order coefficient of the first input polynomial by a primitive element α to the power of $(kp/2)$, k being an integer satisfying $1 \leq k \leq t/2$.

3. The arithmetic circuit according to claim 1, wherein the arithmetic circuit is configured to, when the number of errors is larger than $t/2$, calculate the third evaluation values by multiplying the $p/2$ second evaluation values by predetermined $p/2$ multiplication values, respectively.

4. The arithmetic circuit according to claim 1, wherein the first substitution circuit is configured to substitute $p/2$ check values in parallel into the first input polynomial to calculate the $p/2$ first evaluation values, and the second substitution circuit is configured to substitute $p/2$ check values in parallel into the second input polynomial or the third input polynomial to calculate the $p/2$ second evaluation values.

5. The arithmetic circuit according to claim 1, wherein the arithmetic circuit is configured to calculate $p/2$ fourth evaluation values by adding the first evaluation values calculated by the first substitution circuit and the third evaluation values, and calculate the $p/2$ pieces of error position information by using the fourth evaluation values.

6. The arithmetic circuit according to claim 1, wherein the error correction code is a Bose-Chaudhuri-Hocquenghem (BCH) code or a Reed-Solomon (RS) code.

7. A memory system comprising: a nonvolatile memory; and a memory controller configured to write an error correction code to the nonvolatile memory, the error correction code having a code length of n bits to correct an error of t bits or less, n being an integer of 2 or more, t being an integer of 2 or more, wherein the memory controller is configured to read the error correction code from the nonvolatile memory, calculate a syndrome by using the read error correction code as a received word, and determine, based on the syndrome, coefficients of an error locator polynomial and the number of errors, the memory controller includes a first register configured to store first coefficients being first-order to s -th-order coefficients of the error locator polynomial, s being the minimum integer greater than or equal to $t/2$ or the maximum integer less than or equal to $t/2$, a second register configured to store second coefficients being $(s+1)$ -th-order to t -th-order coefficients of the error locator polynomial, a third register configured to store a third coefficient being a 0-th-order coefficient of the error locator polynomial, a first circuit configured to output $p/2$ first evaluation values by substituting each of $p/2$ first check values from the first to the $p/2$ -th into a first polynomial having the first coefficients as coefficients, p being an even integer satisfying $2 \leq p < n$, a first multiplier configured to convert the first coefficients and output the converted first coefficients as fourth coefficients, a first selector configured to output one of the fourth coefficients output from the first multiplier and the second coefficients, a second circuit configured to output $p/2$ second evaluation values by substituting each of the $p/2$ first check values into a second polynomial having fifth coefficients being coefficients output from the first selector as coefficients, a second selector configured to output either $p/2$ first values or the $p/2$ second evaluation values, a second multiplier configured to convert the $p/2$ second values output from the second selector and output the converted $p/2$ second values as $p/2$ third evaluation values, a first adder configured to output $p/2$ pieces of first error position information based on the $p/2$ first evaluation values, the $p/2$ third evaluation values, and the third coefficient, and a second adder configured to output $p/2$ pieces of second error position information based on the $p/2$ second evaluation values and the third coefficient, wherein, when the number of errors is $t/2$ or less, the first selector is configured to output the fourth coefficients output from the first multiplier, the second selector is configured to output the $p/2$ first values, and the memory controller is configured to determine an error position based on p pieces of error position information including the $p/2$ pieces of first error position information and the $p/2$ pieces of second error position information, and wherein, when the number of errors is larger than $t/2$, the first selector is configured to output the second coefficients, the second selector is configured to output the $p/2$ second evaluation values, and the memory controller is configured to determine an error position based on the $p/2$ pieces of first error position information.

8. The memory system according to claim 7, further comprising a third selector configured to output the $p/2$ pieces of second error position information output by the second adder when the number of errors is $t/2$ or less, and output invalid data when the number of errors is larger than $t/2$.

9. The memory system according to claim 7, wherein the first values are each 0.

10. The memory system according to claim 7, wherein the first coefficients, the second coefficients, and the fourth coefficients are each an element of a Galois field $GF(2^{\text{sup.m}})$ having $2^{\text{sup.m}}$ elements, m being an integer of 1 or more, and the conversion of the first coefficients by the first multiplier is configured to convert the first coefficients by multiplying the k -th order coefficient among the first coefficients by a primitive element α of the Galois field $GF(2^{\text{sup.m}})$ to the power of $(kp/2)$, k being an integer satisfying $1 \leq k \leq t/2$.

11. The memory system according to claim 7, wherein the second multiplier is configured to convert the $p/2$ second values by multiplying the $p/2$ second evaluation values by predetermined $p/2$ second values, respectively.

12. The memory system according to claim 7, wherein the first circuit is configured to substitute the $p/2$ first check values in parallel into the first polynomial having the first coefficients and output the $p/2$ first evaluation values, and the second circuit is configured to substitute the $p/2$ first check values in parallel into the second polynomial represented by the fourth coefficients and output the $p/2$ second evaluation values.

13. The memory system according to claim 7, wherein the first adder is configured to add the $p/2$ first evaluation values and the $p/2$ third evaluation values to determine $p/2$ fourth evaluation values, and add the $p/2$ fourth evaluation values and the third coefficient to determine the $p/2$ pieces of first error position information.

14. The memory system according to claim 7, wherein the error correction code is a Bose-Chaudhuri-Hocquenghem (BCH) code or a Reed-Solomon (RS) code.

15. A control method of controlling a nonvolatile memory, the control method comprising: storing, in the nonvolatile memory, an error correction code having a code length of n bits to correct an error of t bits or less, n being an integer of 2 or more, t being an integer of 2 or more; reading the error correction code from the nonvolatile memory; calculating the syndrome by using the read error correction code as a received word; determining, based on the syndrome, coefficients of the error locator polynomial and the number of errors; storing, in a first register, first coefficients being first-order to s -th-order coefficients of the error locator polynomial, s being the minimum integer greater than or equal to $t/2$ or the maximum integer less than or equal to $t/2$; storing, in a second register, second coefficients being $(s+1)$ -th-order to t -th-order coefficients

of the error locator polynomial; storing, in a third register, a third coefficient being a 0-th-order coefficient of the error locator polynomial; determining $p/2$ first evaluation values by substituting each of $p/2$ first check values from the first to the $p/2$ -th into a first polynomial having the first coefficients as coefficients, p being an even integer satisfying $2 \leq p < n$; converting the first coefficients; selecting, as fifth coefficients, either fourth coefficients obtained by converting the first coefficients or the second coefficients, the selecting being performed based on whether the number of errors is $t/2$ or less; determining $p/2$ second evaluation values by substituting each of the $p/2$ first check values into a second polynomial having the selected fifth coefficients as coefficients; selecting either $p/2$ first values or the $p/2$ second evaluation values, the selecting being performed based on whether the number of errors is $t/2$ or less; converting $p/2$ second values being either the selected $p/2$ first values or $p/2$ second evaluation values; determining $p/2$ pieces of first error position information based on the $p/2$ first evaluation values, the $p/2$ third evaluation values obtained by converting the $p/2$ second values, and the third coefficient; determining $p/2$ pieces of second error position information based on the $p/2$ second evaluation values and the third coefficient; and determining, based on whether the number of errors is $t/2$ or less, an error position based on either p error position information including the $p/2$ pieces of first error position information and the $p/2$ pieces of second error position information, or the $p/2$ pieces of first error position information.

16. The method according to claim 15, further comprising: outputting the $p/2$ pieces of second error position information when the number of errors is $t/2$ or less; and outputting invalid data when the number of errors is larger than $t/2$.

17. The method according to claim 15, wherein the first values are each 0.

18. The method according to claim 15, wherein the first coefficients, the second coefficients, and the fourth coefficients are each an element of a Galois field $GF(2^{\sup m})$ having $2^{\sup m}$ elements, m being an integer of 1 or more, and the converting of the first coefficients includes multiplying the k -th order coefficient among the first coefficients by a primitive element α of the Galois field $GF(2^{\sup m})$ to the power of $(kp/2)$, k being an integer satisfying $1 \leq k \leq t/2$.

19. The method according to claim 15, wherein the converting of the $p/2$ second values is performed by multiplying the $p/2$ second evaluation values by predetermined $p/2$ second values, respectively.

20. The method according to claim 15, further comprising: substituting the $p/2$ first check values in parallel into the first polynomial represented by the first coefficients and outputting the $p/2$ first evaluation values; and substituting the $p/2$ first check values in parallel into the second polynomial represented by the fourth coefficients and outputting the $p/2$ second evaluation values.
