

US Patent & Trademark Office

Patent Public Search | Text View

United States Patent

12412848

Kind Code

B2

Date of Patent

September 09, 2025

Inventor(s)

Chen; Po Hsien et al.

Physical unclonable function generator and manufacturing method thereof

Abstract

A physical unclonable function (PUF) generator including a substrate and semiconductor units is provided. Each of the semiconductor units includes an isolation structure, a first conductive line, and a second conductive line. The isolation structure is located in the substrate. The isolation structure has a first protrusion portion and a recess. The first protrusion portion and the recess are adjacent to each other. The first conductive line is located above the first protrusion portion and the recess. The second conductive line is located above the first conductive line. At least one short circuit randomly exists between at least one of the first conductive lines and at least one of the second conductive lines in at least one of the semiconductor units.

Inventors: Chen; Po Hsien (Tainan, TW), Shih; Ping-Chia (Tainan, TW), Kuo; Che Hao (Tainan, TW), Hung; Chia-Min (Tainan, TW), Yeh; Ching-Hua (Tainan, TW), Liao; Wan-Chun (Hsinchu County, TW)

Applicant: United Microelectronics Corp. (Hsinchu, TW)

Family ID: 89433535

Assignee: United Microelectronics Corp. (Hsinchu, TW)

Appl. No.: 17/874299

Filed: July 27, 2022

Prior Publication Data

Document Identifier

US 20240006345 A1

Publication Date

Jan. 04, 2024

Publication Classification

Int. Cl.: H01L23/00 (20060101); H04L9/32 (20060101); H10D62/10 (20250101)

U.S. Cl.:

CPC **H01L23/57** (20130101); **H04L9/3278** (20130101); **H10D62/115** (20250101);

Field of Classification Search

CPC: H04L (9/0866); H04L (9/3278); H04L (2209/12); H01L (23/57); H01L (21/0337); H01L (21/28238); H01L (21/02238); H01L (21/31105); H01L (21/02255); H10D (62/115); H10D (64/513); H10D (30/60); H10D (30/6892); H10D (84/811); H10B (12/488); H10B (12/34); H10B (12/053); H10B (12/315); H10B (43/27); H10B (41/50); H10B (41/49); H10B (41/27)

References Cited

U.S. PATENT DOCUMENTS

Patent No.	Issued Date	Patentee Name	U.S. Cl.	CPC
6420226	12/2001	Chen	257/E27.098	H10B 10/00
6492224	12/2001	Jao	257/E21.548	H10D 84/811
6569732	12/2002	Chiang	257/E27.098	H10D 1/68
9105748	12/2014	Perera	N/A	H10B 41/48
11282799	12/2021	Wang et al.	N/A	N/A
11366604	12/2021	Chang et al.	N/A	N/A
2002/0057803	12/2001	Loos	709/227	H04L 67/568
2003/0060017	12/2002	Okada	438/386	H10D 1/68
2004/0077176	12/2003	Lin	257/E21.546	H01L 21/76224
2004/0108533	12/2003	Chen	257/296	H10B 12/0387
2006/0057803	12/2005	Chiang	438/389	H10B 12/0387
2013/0105912	12/2012	Hsu	257/E21.616	H10D 84/811
2016/0064396	12/2015	Liu	438/264	H10B 41/30
2016/0330023	12/2015	Tanamoto et al.	N/A	N/A
2019/0319037	12/2018	Liu	N/A	H01L 21/76237
2019/0326434	12/2018	Sekikawa	N/A	H01L 21/0337
2021/0126098	12/2020	Lee	N/A	H10B 12/488
2021/0335782	12/2020	Lin	N/A	H10D 84/0144
2022/0285344	12/2021	Chuang	N/A	H10D 84/0144
2022/0320130	12/2021	Lin	N/A	H10B 43/27
2022/0406771	12/2021	Lee	N/A	H10D 84/038
2023/0126267	12/2022	Zhang	257/401	H10D 84/834
2023/0260827	12/2022	Shih et al.	N/A	N/A
2024/0006345	12/2023	Chen et al.	N/A	N/A
2025/0017003	12/2024	Chen et al.	N/A	N/A
2025/0054880	12/2024	Lin et al.	N/A	N/A

Primary Examiner: Inoussa; Mouloucoulaye

Attorney, Agent or Firm: JCIPRNET

Background/Summary

CROSS-REFERENCE TO RELATED APPLICATION

(1) This application claims the priority benefit of Taiwan application serial no. 111124942, filed on Jul. 4, 2022. The entirety of the above-mentioned patent application is hereby incorporated by reference herein and made a part of this specification.

BACKGROUND

Technical Field

(2) The invention relates to a semiconductor device and a manufacturing method thereof, and particularly relates to a physical unclonable function (PUF) generator and a manufacturing method thereof.

Description of Related Art

(3) Currently, the PUF technology is widely used in security product applications. The PUF technology is a technique that can be used to create a unique random key for a physical entity (such as an integrated circuit). In general, the PUF generator utilizes the manufacturing variation of the semiconductor process to obtain a unique random code. Even with a precise process step, a semiconductor chip can be fabricated, but the above random code is almost impossible to be copied, so the PUF technology has high security.

(4) However, how to improve the reliability of the PUF generator and reduce the manufacturing cost of the PUF generator is the goal of continuous efforts.

SUMMARY

(5) The invention provides a PUF generator and a manufacturing method thereof, which can improve the reliability of the PUF generator and reduce the manufacturing cost of the PUF generator.

(6) The invention provides a PUF generator, which includes a substrate and semiconductor units. Each of the semiconductor units includes an isolation structure, a first conductive line, and a second conductive line. The isolation structure is located in the substrate. The isolation structure has a first protrusion portion and a recess. The first protrusion portion and the recess are adjacent to each other. The first conductive line is located above the first protrusion portion and the recess. The second conductive line is located above the first conductive line. At least one short circuit randomly exists between at least one of the first conductive lines and at least one of the second conductive lines in at least one of the semiconductor units.

(7) According to an embodiment of the invention, in the PUF generator, the first conductive line may be further located above a portion of the top surface of the substrate.

(8) According to an embodiment of the invention, in the PUF generator, the first conductive line may have a second protrusion portion. The second protrusion portion may be located directly above the first protrusion portion.

(9) According to an embodiment of the invention, in the PUF generator, the second protrusion portion of the first conductive line short-circuited with the second conductive line may be in direct contact with the second conductive line.

(10) According to an embodiment of the invention, in the PUF generator, each of the semiconductor units may further include a dielectric layer. The dielectric layer is located between the first conductive line and the isolation structure.

(11) According to an embodiment of the invention, in the PUF generator, the first conductive lines in the semiconductor units may be separated from each other.

(12) According to an embodiment of the invention, in the PUF generator, the second conductive lines in the semiconductor units may be separated from each other.

(13) According to an embodiment of the invention, in the PUF generator, the top surface of the first

protrusion portion may be higher than the top surface of the substrate.

(14) The invention provides a manufacturing method of a PUF generator, which includes the following steps. A substrate is provided. Semiconductor units are formed. Each of the semiconductor units includes an isolation structure, a first conductive line, and a second conductive line. The isolation structure is located in the substrate. The isolation structure has a first protrusion portion and a recess. The first protrusion portion and the recess are adjacent to each other. The first conductive line is located above the first protrusion portion and the recess. The second conductive line is located above the first conductive line. At least one short circuit randomly exists between at least one of the first conductive lines and at least one of the second conductive lines in at least one of the semiconductor units.

(15) According to an embodiment of the invention, in the manufacturing method of the PUF generator, the first conductive line may have a second protrusion portion. The second protrusion portion may be located directly above the first protrusion portion.

(16) According to an embodiment of the invention, in the manufacturing method of the PUF generator, the method of forming the first protrusion portion and the recess may include the following steps. A patterned mask layer is formed on the isolation structure. A portion of the isolation structure is removed to form the first protrusion portion and the recess by using the patterned mask layer as a mask.

(17) According to an embodiment of the invention, in the manufacturing method of the PUF generator, the patterned mask layer may be a patterned hard mask layer or a patterned photoresist layer.

(18) According to an embodiment of the invention, in the manufacturing method of the PUF generator, the patterned mask layer may be the patterned hard mask layer, and the method of forming the patterned mask layer may include performing a deposition process, a lithography process, and an etching process.

(19) According to an embodiment of the invention, in the manufacturing method of the PUF generator, the patterned mask layer may be the patterned photoresist layer, and the method of forming the patterned mask layer may include performing a lithography process.

(20) According to an embodiment of the invention, in the manufacturing method of the PUF generator, the method of removing the portion of the isolation structure is, for example, a wet etching method.

(21) According to an embodiment of the invention, in the manufacturing method of the PUF generator, the method of forming the first protrusion portion and the recess may include the following steps. A patterned photoresist layer is formed on the isolation structure. An ion implantation process is performed on the isolation structure to form an implantation region and a non-implantation region in the isolation structure by using the patterned photoresist layer as a mask. The patterned photoresist layer is removed. An etching process is performed on the isolation structure to form the first protrusion portion and the recess. In the etching process, the etching rate of the isolation structure in the implantation region may be less than the etching rate of the isolation structure in the non-implantation region.

(22) According to an embodiment of the invention, in the manufacturing method of the PUF generator, the etching process is, for example, a wet etching process.

(23) According to an embodiment of the invention, in the manufacturing method of the PUF generator, the method of forming the first protrusion portion and the recess may include the following steps. A patterned photoresist layer is formed on the isolation structure. An ion implantation process is performed on the isolation structure to form an implantation region and a non-implantation region in the isolation structure by using the patterned photoresist layer as a mask. The patterned photoresist layer is removed. An etching process is performed on the isolation structure to form the first protrusion portion and the recess. In the etching process, the etching rate of the isolation structure in the implantation region may be greater than the etching rate of the

isolation structure in the non-implantation region.

(24) According to an embodiment of the invention, in the manufacturing method of the PUF generator, the etching process is, for example, a wet etching process.

(25) According to an embodiment of the invention, the manufacturing method of the PUF generator may further include the following step. A dielectric layer is formed between the first conductive line and the isolation structure.

(26) Based on the above description, in the PUF generator and the manufacturing method thereof according to the invention, the first conductive line is located above the first protrusion portion and the recess of the isolation structure, the second conductive line is located above the first conductive line, and at least one short circuit randomly exists between at least one of the first conductive lines and at least one of the second conductive lines in at least one of the semiconductor units. In this way, a random code can be generated by at least one short circuit randomly existing between at least one of the first conductive lines and at least one of the second conductive lines in at least one of the semiconductor units, thereby improving the reliability of the PUF generator and reducing the manufacturing cost of the PUF generator.

(27) In order to make the aforementioned and other objects, features and advantages of the invention comprehensible, several exemplary embodiments accompanied with drawings are described in detail below.

Description

BRIEF DESCRIPTION OF THE DRAWINGS

(1) The accompanying drawings are included to provide a further understanding of the invention, and are incorporated in and constitute a part of this specification. The drawings illustrate embodiments of the invention and, together with the description, serve to explain the principles of the invention.

(2) FIG. 1A to FIG. 1F are cross-sectional views illustrating a manufacturing process of a PUF generator according to some embodiments of the invention.

(3) FIG. 1G is a cross-sectional view illustrating a PUF generator according to some embodiments of the invention.

(4) FIG. 2 is a top view illustrating a PUF generator according to some embodiments of the invention.

(5) FIG. 3 is a top view illustrating a PUF circuit according to some embodiments of the invention.

(6) FIG. 4A to FIG. 4C are cross-sectional views illustrating a manufacturing process of a PUF generator according to other embodiments of the invention.

(7) FIG. 4D is a cross-sectional view illustrating a PUF generator according to other embodiments of the invention.

(8) FIG. 5 is a top view illustrating a PUF generator according to other embodiments of the invention.

(9) FIG. 6A to FIG. 6C are cross-sectional views illustrating a manufacturing process of a PUF generator according to other embodiments of the invention.

(10) FIG. 6D is a cross-sectional view illustrating a PUF generator according to other embodiments of the invention.

(11) FIG. 7 is a top view illustrating a PUF generator according to other embodiments of the invention.

DESCRIPTION OF THE EMBODIMENTS

(12) The embodiments are described in detail below with reference to the accompanying drawings, but the embodiments are not intended to limit the scope of the invention. For the sake of easy understanding, the same components in the following description will be denoted by the same

reference symbols. In addition, the drawings are for illustrative purposes only and are not drawn to the original dimensions. Furthermore, the features in the top view and the features in the cross-sectional view are not drawn to the same scale. In fact, the dimensions of the various features may be arbitrarily increased or reduced for clarity of discussion.

(13) FIG. 1A to FIG. 1F are cross-sectional views illustrating a manufacturing process of a PUF generator according to some embodiments of the invention. FIG. 1G is a cross-sectional view illustrating a PUF generator according to some embodiments of the invention. FIG. 2 is a top view illustrating a PUF generator according to some embodiments of the invention. FIG. 1A to FIG. 1G are cross-sectional views taken along section line I-I' in FIG. 2. In the top view of the present embodiment, some components in the cross-sectional view are omitted to clearly illustrate the configuration relationship between the components in the top view. FIG. 3 is a top view illustrating a PUF circuit according to some embodiments of the invention.

(14) Referring to FIG. 1A and FIG. 2, a substrate **100** is provided. The substrate **100** may be a semiconductor substrate such as a silicon substrate. Furthermore, an isolation structure **102** may be formed in the substrate **100**. In some embodiments, the top surface S2 of the isolation structure **102** may be higher than the top surface S1 of the substrate **100**. The isolation structure **102** is, for example, a shallow trench isolation (STI) structure. The material of the isolation structure **102** is, for example, silicon oxide.

(15) Referring to FIG. 1B and FIG. 2, a patterned mask layer **104** may be formed on the isolation structure **102**. The patterned mask layer **104** may expose a portion of the isolation structure **102**. The patterned mask layer **104** may be a patterned hard mask layer or a patterned photoresist layer. In the present embodiment, the patterned mask layer **104** may be the patterned hard mask layer, and the method of forming the patterned mask layer **104** may include performing a deposition process, a lithography process, and an etching process. The material of the patterned hard mask layer is, for example, silicon nitride. In other embodiments, the patterned mask layer **104** may be the patterned photoresist layer, and the method of forming the patterned mask layer **104** may include performing a lithography process.

(16) Referring to FIG. 1C and FIG. 2, a portion of the isolation structure **102** may be removed to form a protrusion portion P1 and a recess R by using the patterned mask layer **104** as a mask. The protrusion portion P1 and the recess R are adjacent to each other. The top surface S2 of the protrusion portion P1 may be higher than the top surface S1 of the substrate **100**. The method of removing the portion of the isolation structure **102** is, for example, a wet etching method. For example, the portion of the isolation structure **102** may be removed by a buffered oxide etchant (BOE).

(17) Referring to FIG. 1D and FIG. 2, the patterned mask layer **104** may be removed. In the present embodiment, the patterned mask layer **104** is, for example, the patterned hard mask layer, and the patterned mask layer **104** may be removed by an etching method. In other embodiments, when the patterned mask layer **104** is the patterned photoresist layer, the patterned mask layer **104** may be removed by a dry stripping method or a wet stripping method.

(18) Referring to FIG. 1E and FIG. 2, a conductive line **106** may be formed above the protrusion portion P1 and the recess R. The conductive line **106** may have a protrusion portion P2. The protrusion portion P2 may be located directly above the protrusion portion P1. The conductive line **106** may be further formed over a portion of the top surface S1 of the substrate **100**. The material of the conductive line **106** is, for example, doped polysilicon.

(19) In some embodiments, a dielectric layer **108** may be formed between the conductive lines **106** and the isolation structure **102**. The dielectric layer **108** may be further formed between the conductive line **106** and the substrate **100**. The material of the dielectric layer **108** is, for example, silicon oxide.

(20) In some embodiments, the method of forming the conductive line **106** and the dielectric layer **108** may include the following steps, but the invention is not limited thereto. First, a dielectric

material layer (not shown) and a conductive line material layer (not shown) may be sequentially formed on the isolation structure **102** and the substrate **100**. In some embodiments, the method of forming the dielectric material layer is, for example, a chemical vapor deposition (CVD) method. In some embodiments, the method of forming the conductive line material layer is, for example, a CVD method. Then, the conductive line material layer and the dielectric material layer may be patterned by a lithography process and an etching process to form the conductive line **106** and the dielectric layer **108**. In some embodiments, the conductive line **106** and the gate (not shown) of the transistor device may be formed simultaneously by the same process.

(21) In some embodiments, the protrusion portion **P1** and the recess **R** may be located at one or two ends of the conductive line **106** according to the layout design of the patterned mask layer **104**. As long as the protrusion portion **P1** and the recess **R** are located at at least one end of the conductive line **106**, it falls within the scope of the invention.

(22) Referring to FIG. **1F**, a dielectric layer **110** may be formed on the substrate **100**, the isolation structure **102**, the conductive line **106**, and the dielectric layer **108**. In some embodiments, the dielectric layer **110** may expose the protrusion portion **P2** of the conductive line **106**. The dielectric layer **110** may be a single-layer structure or a multilayer structure. The material of the dielectric layer **110** is, for example, silicon oxide, silicon nitride, or a combination thereof. In some embodiments, the method of forming the dielectric layer **110** may include the following steps, but the invention is not limited thereto. First, a dielectric material layer (not shown) may be formed on the substrate **100**, the isolation structure **102**, the conductive line **106**, and the dielectric layer **108**. Then, a planarization process (e.g., chemical mechanical polishing (CMP) process) may be performed on the dielectric material layer to form the dielectric layer **110**.

(23) A conductive line **112** may be formed above the conductive line **106**. The material of the conductive line **112** is, for example, copper. In some embodiments, the method of forming the conductive line **112** is, for example, a damascene method.

(24) In addition, a semiconductor unit **SU** (e.g., semiconductor unit **SU1** in FIG. **1F**) may be formed by the above method. Furthermore, other semiconductor unit **SU** (e.g., semiconductor unit **SU2** in FIG. **1G**) may be formed by the above method. That is, as shown in FIG. **1F**, FIG. **1G**, and FIG. **3**, a plurality of semiconductor units **SU** may be formed by the above method.

(25) Moreover, the conductive line **112** may be electrically connected to the conductive lines **106** randomly due to the manufacturing variation of the semiconductor process. Therefore, at least one short circuit randomly exists between at least one of the conductive lines **106** and at least one of the conductive lines **112** in at least one of the semiconductor units **SU**. For example, when the manufacturing variation causes a height difference between the isolation structure **102** of FIG. **1F** and the isolation structure **102** of FIG. **1G**, the dielectric layer **110** may expose the protrusion portion **P2** of the conductive line **106** in FIG. **1F** and may not expose the protrusion portion **P2** of the conductive line **106** in FIG. **1G**. Therefore, the conductive line **112** in FIG. **1F** may be electrically connected to the conductive line **106** in FIG. **1F**, and the conductive line **112** in FIG. **1G** may not be electrically connected to the conductive line **106** in FIG. **1G**. That is, the short circuit exists between the conductive line **106** and the conductive line **112** in the semiconductor unit **SU1** of FIG. **1F**, and the short circuit does not exist between the conductive line **106** and the conductive line **112** in the semiconductor unit **SU2** of FIG. **1G**.

(26) Hereinafter, the PUF generator **10** of the above embodiment is described with reference to FIG. **1F**, FIG. **1G**, and FIG. **3**. In addition, although the method for forming the PUF generator **10** is described by taking the above method as an example, the invention is not limited thereto.

(27) Referring to FIG. **1F**, FIG. **1G**, and FIG. **3**, a PUF generator **10** includes a substrate **100** and semiconductor units **SU**. The PUF generator **10** can be used to generate a security key and/or an identification key. In some embodiments, as shown in FIG. **3**, the PUF generator **10** may be a PUF circuit, and the semiconductor units **SU** may be arranged in a matrix. In some embodiments, the PUF generator **10** may include a plurality of semiconductor units **SU1** and a plurality of

semiconductor units SU2, but the invention is not limited thereto. As long as the semiconductor units SU includes at least one semiconductor unit SU1, it falls within the scope of the invention.

(28) Each of the semiconductor units SU includes an isolation structure **102**, a conductive line **106**, and a conductive line **112**. The semiconductor unit SU can be used as a bit structure for forming the random code. The isolation structure **102** is located in the substrate **100**. The isolation structure **102** has a protrusion portion P1 and a recess R. The protrusion portion P1 and the recess R are adjacent to each other. The top surface S2 of the protrusion portion P1 may be higher than the top surface S1 of the substrate **100**. The conductive line **106** is located above the protrusion portion P1 and the recess R. The conductive line **106** may be further located above a portion of the top surface S1 of the substrate **100**. The conductive line **106** may have a protrusion portion P2. The protrusion portion P2 may be located directly above the protrusion portion P1. The conductive line **112** is located above the conductive line **106**. At least one short circuit randomly exists between at least one of the conductive lines **106** and at least one of the conductive lines **112** in at least one of the semiconductor units SU. In addition, the protrusion portion P2 of the conductive line **106** short-circuited with the conductive line **112** may be in direct contact with the conductive line **112**.

(29) In some embodiments, the conductive lines **106** in the semiconductor units SU may be separated from each other. In some embodiments, the conductive lines **112** in the semiconductor units SU may be separated from each other. For example, the conductive line **106** in FIG. 1F and the conductive line **106** in FIG. 1G may be separated from each other, and the conductive line **112** in FIG. 1F and the conductive line **112** in FIG. 1G may be separated from each other.

(30) In some embodiments, each of the semiconductor units SU may further include a dielectric layer **108**. The dielectric layer **108** is located between the conductive line **106** and the isolation structure **102**. In addition, the dielectric layer **108** may be further located between the conductive line **106** and the substrate **100**. In some embodiments, each of the semiconductor units SU may further include a dielectric layer **110**. The dielectric layer **110** may be located on the substrate **100**, the isolation structure **102**, the conductive line **106**, and the dielectric layer **108**. In FIG. 1F, the protrusion portion P2 of the conductive line **106** may pass through the dielectric layer **110** to be electrically connected to the conductive line **112**. In FIG. 1G, the protrusion portion P2 of the conductive line **106** may be electrically insulated from the conductive line **112** by the dielectric layer **110**.

(31) Furthermore, the details (e.g., the material, the forming method, and the effect) of each component in the PUF generator **10** have been described in detail in the above embodiments, and the description thereof is not repeated here.

(32) Based on the above embodiments, in the PUF generator **10** and the manufacturing method thereof, the conductive line **106** is located above the protrusion portion P1 and the recess R of the isolation structure **102**, the conductive line **112** is located above the conductive line **106**, and at least one short circuit randomly exists between at least one of the conductive lines **106** and at least one of the conductive lines **112** in at least one of the semiconductor units SU. In this way, a random code can be generated by at least one short circuit randomly existing between at least one of the conductive lines **106** and at least one of the conductive lines **112** in at least one of the semiconductor units SU, thereby improving the reliability of the PUF generator **10** and reducing the manufacturing cost of the PUF generator **10**.

(33) FIG. 4A to FIG. 4C are cross-sectional views illustrating a manufacturing process of a PUF generator according to other embodiments of the invention. FIG. 4D is a cross-sectional view illustrating a PUF generator according to other embodiments of the invention. FIG. 5 is a top view illustrating a PUF generator according to other embodiments of the invention. FIG. 4A to FIG. 4D are cross-sectional views taken along section line II-II' in FIG. 5. In the top view of the present embodiment, some components in the cross-sectional view are omitted to clearly illustrate the configuration relationship between the components in the top view.

(34) Referring to FIG. 4A and FIG. 5, the structure as shown in FIG. 1A is provided. In addition,

the structure of FIG. 1A and the manufacturing method thereof have been described in detail in the above embodiments, and the description thereof is not repeated here.

(35) A patterned photoresist layer **200** may be formed on the isolation structure **102**. The patterned photoresist layer **200** may expose a portion of the isolation structure **102**. The method of forming the patterned photoresist layer **200** may include performing a lithography process.

(36) An ion implantation process IP1 may be performed on the isolation structure **102** to form an implantation region R1 and a non-implantation region R2 in the isolation structure **102** by using the patterned photoresist layer **200** as a mask. In the subsequent etching process for the isolation structure **102**, the dopant in the implantation region R1 can make the etching rate of the isolation structure **102** in the implantation region R1 less than the etching rate of the isolation structure **102** in the non-implantation region R2.

(37) Referring to FIG. 4B and FIG. 5, the patterned photoresist layer **200** may be removed. The method of removing the patterned photoresist layer **200** is, for example, a dry stripping method or a wet stripping method.

(38) An etching process may be performed on the isolation structure **102** to form a protrusion portion P1 and a recess R. In the etching process, the etching rate of the isolation structure **102** in the implantation region R1 (FIG. 4A) may be less than the etching rate of the isolation structure **102** in the non-implantation region R2 (FIG. 4A). In some embodiments, the etching process is, for example, a wet etching process. For example, the isolation structure **102** may be etched by a buffered oxide etchant (BOE).

(39) Referring to FIG. 4C, after forming the protrusion portion P1 and the recess R, steps as shown in FIG. 1E and FIG. 1F may be performed to form a semiconductor unit SU (e.g., semiconductor unit SU1), and the description thereof is not repeated here. In addition, other semiconductor unit SU (e.g., semiconductor unit SU2 in FIG. 4D) may be formed by the above method. That is, as shown in FIG. 4C, FIG. 4D, and FIG. 3, a plurality of semiconductor units SU may be formed by the above method, thereby forming a PUF generator **10**. Moreover, the material, the arrangement, the forming method, and the effect of each component in the PUF generator **10** have been described in detail in the above embodiments, and the description thereof is not repeated here.

(40) FIG. 6A to FIG. 6C are cross-sectional views illustrating a manufacturing process of a PUF generator according to other embodiments of the invention. FIG. 6D is a cross-sectional view illustrating a PUF generator according to other embodiments of the invention. FIG. 7 is a top view illustrating a PUF generator according to other embodiments of the invention. FIG. 6A to FIG. 6D are cross-sectional views taken along section line III-III' in FIG. 7. In the top view of the present embodiment, some components in the cross-sectional view are omitted to clearly illustrate the configuration relationship between the components in the top view.

(41) Referring to FIG. 6A and FIG. 7, the structure as shown in FIG. 1A is provided. In addition, the structure of FIG. 1A and the manufacturing method thereof have been described in detail in the above embodiments, and the description thereof is not repeated here.

(42) A patterned photoresist layer **300** may be formed on the isolation structure **102**. The patterned photoresist layer **300** may expose a portion of the isolation structure **102**. The method of forming the patterned photoresist layer **300** may include performing a lithography process.

(43) An ion implantation process IP2 may be performed on the isolation structure **102** to form an implantation region R3 and a non-implantation region R4 in the isolation structure **102** by using the patterned photoresist layer **300** as a mask. In the subsequent etching process for the isolation structure **102**, the dopant in the implantation region R3 can make the etching rate of the isolation structure **102** in the implantation region R3 greater than the etching rate of the isolation structure **102** in the non-implantation region R4.

(44) Referring to FIG. 6B and FIG. 7, the patterned photoresist layer **300** may be removed. The method of removing the patterned photoresist layer **300** is, for example, a dry stripping method or a wet stripping method.

(45) An etching process may be performed on the isolation structure **102** to form a protrusion portion **P1** and a recess **R**. In the etching process, the etching rate of the isolation structure **102** in the implantation region **R3** (FIG. **6A**) may be greater than the etching rate of the isolation structure **102** in the non-implantation region **R4** (FIG. **6A**). In some embodiments, the etching process is, for example, a wet etching process. For example, the isolation structure **102** may be etched by a buffered oxide etchant (BOE).

(46) Referring to FIG. **6C**, after forming the protrusion portion **P1** and the recess **R**, steps as shown in FIG. **1E** and FIG. **1F** may be performed to form a semiconductor unit **SU** (e.g., semiconductor unit **SU1**), and the description thereof is not repeated here. In addition, other semiconductor unit **SU** (e.g., semiconductor unit **SU2** in FIG. **6D**) may be formed by the above method. That is, as shown in FIG. **6C**, FIG. **6D**, and FIG. **3**, a plurality of semiconductor units **SU** may be formed by the above method, thereby forming a PUF generator **10**. Moreover, the material, the arrangement, the forming method, and the effect of each component in the PUF generator **10** have been described in detail in the above embodiments, and the description thereof is not repeated here.

(47) In summary, in the PUF generator and the manufacturing method thereof of the aforementioned embodiments, a random code can be generated by at least one short circuit randomly existing in at least one of the semiconductor units, thereby improving the reliability of the PUF generator and reducing the manufacturing cost of the PUF generator.

(48) Although the invention has been described with reference to the above embodiments, it will be apparent to one of ordinary skill in the art that modifications to the described embodiments may be made without departing from the spirit of the invention. Accordingly, the scope of the invention is defined by the attached claims not by the above detailed descriptions.

Claims

1. A physical unclonable function (PUF) generator, comprising: a substrate; and semiconductor units, wherein each of the semiconductor units comprises: an isolation structure located in the substrate and having a first protrusion portion and a recess, wherein the first protrusion portion and the recess are adjacent to each other; a first conductive line located above the first protrusion portion and the recess; and a second conductive line located above the first conductive line, wherein at least one short circuit randomly exists between at least one of the first conductive lines and at least one of the second conductive lines in at least one of the semiconductor units, and an entire bottom surface of the second conductive line is a flat surface.
2. The PUF generator according to claim 1, wherein the first conductive line is further located above a portion of a top surface of the substrate.
3. The PUF generator according to claim 1, wherein the first conductive line has a second protrusion portion, and the second protrusion portion is located directly above the first protrusion portion.
4. The PUF generator according to claim 3, wherein the second protrusion portion of the first conductive line short-circuited with the second conductive line is in direct contact with the second conductive line.
5. The PUF generator according to claim 1, wherein each of the semiconductor units further comprises: a dielectric layer located between the first conductive line and the isolation structure.
6. The PUF generator according to claim 1, wherein the first conductive lines in the semiconductor units are separated from each other.
7. The PUF generator according to claim 1, wherein the second conductive lines in the semiconductor units are separated from each other.
8. The PUF generator according to claim 1, wherein a top surface of the first protrusion portion is higher than a top surface of the substrate.
9. A manufacturing method of a PUF generator, comprising: providing a substrate; and forming

semiconductor units, wherein each of the semiconductor units comprises: an isolation structure located in the substrate and having a first protrusion portion and a recess, wherein the first protrusion portion and the recess are adjacent to each other; a first conductive line located above the first protrusion portion and the recess; and a second conductive line located above the first conductive line, wherein at least one short circuit randomly exists between at least one of the first conductive lines and at least one of the second conductive lines in at least one of the semiconductor units, and an entire bottom surface of the second conductive line is a flat surface.

10. The manufacturing method of the PUF generator according to claim 9, wherein the first conductive line has a second protrusion portion, and the second protrusion portion is located directly above the first protrusion portion.

11. The manufacturing method of the PUF generator according to claim 9, wherein a method of forming the first protrusion portion and the recess comprises: forming a patterned mask layer on the isolation structure; and removing a portion of the isolation structure to form the first protrusion portion and the recess by using the patterned mask layer as a mask.

12. The manufacturing method of the PUF generator according to claim 11, wherein the patterned mask layer comprises a patterned hard mask layer or a patterned photoresist layer.

13. The manufacturing method of the PUF generator according to claim 12, wherein the patterned mask layer is the patterned hard mask layer, and a method of forming the patterned mask layer comprises performing a deposition process, a lithography process, and an etching process.

14. The manufacturing method of the PUF generator according to claim 12, wherein the patterned mask layer is the patterned photoresist layer, and a method of forming the patterned mask layer comprises performing a lithography process.

15. The manufacturing method of the PUF generator according to claim 11, wherein a method of removing the portion of the isolation structure comprises a wet etching method.

16. The manufacturing method of the PUF generator according to claim 9, wherein a method of forming the first protrusion portion and the recess comprises: forming a patterned photoresist layer on the isolation structure; performing an ion implantation process on the isolation structure to form an implantation region and a non-implantation region in the isolation structure by using the patterned photoresist layer as a mask; removing the patterned photoresist layer; and performing an etching process on the isolation structure to form the first protrusion portion and the recess, wherein in the etching process, an etching rate of the isolation structure in the implantation region is less than an etching rate of the isolation structure in the non-implantation region.

17. The manufacturing method of the PUF generator according to claim 16, wherein the etching process comprises a wet etching process.

18. The manufacturing method of the PUF generator according to claim 9, wherein a method of forming the first protrusion portion and the recess comprises: forming a patterned photoresist layer on the isolation structure; performing an ion implantation process on the isolation structure to form an implantation region and a non-implantation region in the isolation structure by using the patterned photoresist layer as a mask; removing the patterned photoresist layer; and performing an etching process on the isolation structure to form the first protrusion portion and the recess, wherein in the etching process, an etching rate of the isolation structure in the implantation region is greater than an etching rate of the isolation structure in the non-implantation region.

19. The manufacturing method of the PUF generator according to claim 18, wherein the etching process comprises a wet etching process.

20. The manufacturing method of the PUF generator according to claim 9, further comprising: forming a dielectric layer between the first conductive line and the isolation structure.
