

US Patent & Trademark Office

Patent Public Search | Text View

United States Patent	12418120
Kind Code	B2
Date of Patent	September 16, 2025
Inventor(s)	Desbonnets; Eric et al.

Structure for radio frequency applications

Abstract

A structure for radiofrequency applications includes a high-resistivity support substrate having a front face defining a main plane, a charge-trapping layer disposed on the front face of the support substrate, a first dielectric layer disposed on the charge-trapping layer, an active layer disposed on the first dielectric layer, at least one buried electrode disposed above or in the charge-trapping layer. The buried electrode comprises a conductive layer and a second dielectric layer.

Inventors:	Desbonnets; Eric (Lumbin, FR), Aspar; Bernard (Saint-Ismier, FR)
Applicant:	Soitec (Bernin, FR)
Family ID:	1000008818876
Assignee:	Soitec (Bernin, FR)
Appl. No.:	17/816599
Filed:	August 01, 2022

Prior Publication Data

Document Identifier	Publication Date
US 20220368036 A1	Nov. 17, 2022

Foreign Application Priority Data

FR	1750870	Feb. 02, 2017
----	---------	---------------

Related U.S. Application Data

continuation parent-doc US 17330237 20210525 US 11502428 child-doc US 17816599
continuation parent-doc US 16480249 US 11043756 20210622 WO PCT/FR2018/050196
20180129 child-doc US 17330237

Publication Classification

Int. Cl.: **H01Q23/00** (20060101); **H01L21/762** (20060101); **H01Q1/22** (20060101); **H10D30/01** (20250101); **H10D30/67** (20250101)

U.S. Cl.:

CPC **H01Q23/00** (20130101); **H01L21/76251** (20130101); **H01Q1/2283** (20130101); **H10D30/0323** (20250101); **H10D30/6711** (20250101); **H10D30/6758** (20250101);

Field of Classification Search

CPC: H01Q (23/00); H01Q (1/2283); H01L (21/76251); H10D (30/0323); H10D (30/6711); H10D (30/6758)

References Cited

U.S. PATENT DOCUMENTS

Patent No.	Issued Date	Patentee Name	U.S. Cl.	CPC
4713676	12/1986	Thim	N/A	N/A
5841623	12/1997	Denison et al.	N/A	N/A
8742459	12/2013	Mishra et al.	N/A	N/A
9514987	12/2015	Gambino et al.	N/A	N/A
11043756	12/2020	Desbonnets	N/A	H01L 21/76251
11367650	12/2021	Desbonnets et al.	N/A	N/A
2004/0129977	12/2003	Ohkubo et al.	N/A	N/A
2004/0262702	12/2003	Herner	N/A	N/A
2009/0229657	12/2008	Appadurai	N/A	N/A
2010/0148241	12/2009	Akiyama et al.	N/A	N/A
2011/0248602	12/2010	Defay	29/25.35	H03H 9/02015
2013/0106534	12/2012	Burak	333/187	H03H 9/173
2013/0294038	12/2012	Landru	438/455	H01L 21/76251
2013/0344680	12/2012	Arriagada et al.	N/A	N/A
2014/0030871	12/2013	Arriagada et al.	N/A	N/A
2014/0084290	12/2013	Allibert et al.	N/A	N/A
2015/0287783	12/2014	Arriagada et al.	N/A	N/A
2015/0325584	12/2014	Cheng et al.	N/A	N/A
2016/0233235	12/2015	Miyairi	N/A	H10D 30/6757
2016/0336991	12/2015	Mason et al.	N/A	N/A
2016/0379943	12/2015	Mason et al.	N/A	N/A
2017/0038211	12/2016	Ayazi et al.	N/A	N/A
2017/0062452	12/2016	Syu et al.	N/A	N/A
2017/0221839	12/2016	Kononchuk	N/A	H03H 3/08
2017/0331501	12/2016	Kononchuk	N/A	H01L 21/3226

2017/0338143	12/2016	Peidous et al.	N/A	N/A
2018/0309426	12/2017	Guenard	N/A	H10N 30/02
2019/0181827	12/2018	Timme et al.	N/A	N/A
2020/0020520	12/2019	Reynaud et al.	N/A	N/A
2020/0072778	12/2019	Kravchenko et al.	N/A	N/A

FOREIGN PATENT DOCUMENTS

Patent No.	Application Date	Country	CPC
10-041512	12/1997	JP	N/A
2000-058844	12/1999	JP	N/A
2006-019424	12/2005	JP	N/A
2009-502042	12/2008	JP	N/A
2010-114165	12/2009	JP	N/A
2014-509087	12/2013	JP	N/A
2016-164951	12/2015	JP	N/A
2016-225330	12/2015	JP	N/A
10-2013-0137013	12/2012	KR	N/A
2010/108807	12/2009	WO	N/A
2016/016532	12/2015	WO	N/A
2016/087728	12/2015	WO	N/A
2016/161029	12/2015	WO	N/A

OTHER PUBLICATIONS

Chinese Decision of Rejection for Application No. 201880009739.5 dated Mar. 1, 2023, 3 pages. cited by applicant

Chinese First Notification of Office Action for Application No. 201880009739.5 dated Sep. 21, 2022, 10 pages. cited by applicant

Korean Parent Rejection Decision for Application No. 10-2019-7024060 dated Jan. 12, 2023, 4 pages. cited by applicant

European Communication pursuant to Article 94(3) EPC for European Application No. 18705431, dated Apr. 28, 2021, 6 pages. cited by applicant

European Notice under Article 94(3) for European Application No. 18705431.7 dated Apr. 28, 2021, 14 pages. cited by applicant

International Search Report for International Application No. PCT/FR2018/050196 dated May 24, 2018, 2 pages. cited by applicant

International Written Opinion for International Application No. PCT/FR2018/050196 dated May 24, 2018, 5 pages. cited by applicant

Japanese Notice of Reasons for Rejection from Japanese Application No. 2019-538653, dated Oct. 12, 2021, 8 pages. cited by applicant

Nguyen et al., Silicon-On-Insulator (SOI) Technology, Manufacture and Applications, Published Oct. 30, 2017, points 10.7 and 10.8, (abstract only). cited by applicant

Taiwan Office Action for Taiwanese Application No. 11021083590 dated Nov. 4, 2021, 1'2 pages. cited by applicant

Taiwanese Opinion and Search Report for Application No. 11020532400 dated Jun. 4, 2020, 10 pages. cited by applicant

Korean Office Action for Application No. 10-2019-702460 dated Jun. 30, 2022, 5 pages. cited by applicant

Background/Summary

CROSS-REFERENCE TO RELATED APPLICATIONS (1) This application is a continuation of U.S. patent application Ser. No. 17/330,237, filed May 25, 2021, now U.S. Pat. No. 11,502,428, issued on Nov. 15, 2022, which is a continuation of U.S. patent application Ser. No. 16/480,249, filed Jul. 23, 2019, now U.S. Pat. No. 11,043,756, issued Jun. 22, 2021, which is a national phase entry under 35 U.S.C. § 371 of International Patent Application PCT/FR2018/050196, filed Jan. 29, 2018, designating the United States of America and published as International Patent Publication WO 2018/142052 A1 on Aug. 9, 2018, which claims the benefit under Article 8 of the Patent Cooperation Treaty to French Patent Application Serial No. 1750870, filed Feb. 2, 2017, the disclosure of each of which is hereby incorporated herein in its entirety by this reference.

TECHNICAL FIELD

(1) The present disclosure relates to structures for radio frequency (RF) applications. It relates, in particular, to a silicon-on-insulator structure comprising a trapping layer and a buried electrode.

BACKGROUND

(2) Integrated devices are usually produced on substrates in wafer form, which mainly serve as a handle for the manufacture thereof. The increase in the degree of integration and expected performance of these devices has led to ever greater coupling between their performance and the characteristics of the substrate on which they are formed. This is particularly the case for radiofrequency (RF) devices that process signals having a frequency of around 3 kHz to 300 GHz, which are used, in particular, in the field of telecommunications (cellular telephones, Wi-Fi, Bluetooth, etc.).

(3) As an example of device/substrate coupling, the electromagnetic fields from high-frequency signals propagating in the devices penetrate into the depth of the substrate and interact with any charge carriers that may be contained therein. This leads to problems of non-linear distortion of the signal (harmonics), unnecessary consumption of a part of the energy from the signal due to insertion loss, and possible influences between components.

(4) Among the substrates suited to the production of RF devices, high-resistivity silicon substrates are known that comprise a support substrate, a trap-rich layer arranged on the support substrate, a dielectric layer arranged on the trap-rich layer, and a semiconductor layer arranged on the dielectric layer. The support substrate usually has a resistivity higher than 1 kOhm.Math.cm. The trap-rich layer can comprise non-doped polycrystalline silicon. The combination of a high-resistivity support substrate and a trap-rich layer according to the prior art makes it possible to reduce the aforementioned device/substrate coupling, and thus to ensure good performance of the RF devices. In this regard, a person skilled in the art would find a review of the performance of RF devices manufactured on the high-resistivity semiconductor substrate known from the prior art in “Silicon-on-insulator (SOI) Technology, manufacture and applications,” points 10.7 and 10.8, Oleg Kononchuk and Bich-Yen Nguyen, Woodhead Publishing.

(5) Furthermore, for the production of RF devices such as, for example, antenna switching units, employed, for example, in mobile telephones, it is common to connect a plurality of transistors (for example, field effect transistors “FET”) in series so as to sustain the maximum voltage applied to the terminals of the switching unit, the voltage being higher than the breakdown voltage of each individual transistor. However, the serial arrangement of a plurality of transistors has the drawback of increasing the serial resistance of the RF device, which can, in particular, degrade the linearity

performance of the RF device.

BRIEF SUMMARY

(6) The present disclosure aims to solve all or part of the aforementioned drawbacks. One particular aim of the present disclosure is to propose a structure for RF applications that allows the production of RF devices with enhanced performance.

(7) The present disclosure relates to a structure for RF applications comprising: a high-resistivity support substrate in which a front surface defines a main plane, a charge-trapping layer arranged on the front surface of the support substrate, a first dielectric layer arranged on the trapping layer, and an active layer arranged on the first dielectric layer.

(8) The structure is characterized in that it comprises at least one buried electrode arranged above or inside the trapping layer, the electrode comprising a conductive layer and a second dielectric layer.

(9) According to other advantageous and non-restrictive characteristics of the present disclosure, taken either separately or in any technically feasible combination: the conductive layer has two surfaces parallel to the main plane: one surface in contact with the first dielectric layer and another surface in contact with the second dielectric layer; the electrode comprises a plurality of insulating walls extending between the first and second dielectric layers and segmenting the conductive layer into a plurality of conductive blocks, the blocks being insulated from one another by the insulating walls; the electrode is arranged between the active layer and the first dielectric layer, the second dielectric layer being in contact with the active layer, parallel to the main plane; the electrode is arranged between the first dielectric layer and the charge-trapping layer, the second dielectric layer being in contact with the trapping layer, parallel to the main plane; the buried electrode is discontinuous in the main plane and a plurality of charge-trapping areas extend between the first dielectric layer and the charge-trapping layer, the trapping areas being insulated from the conductive blocks by the insulating walls; the structure comprises a third dielectric layer, between the charge-trapping layer and the front surface of the support substrate; the electrode is located in the charge-trapping layer, the second dielectric layer being in contact with the front surface of the support substrate along the main plane, and wherein the electrode comprises a plurality of insulating walls extending between the first and second dielectric layers and defining a plurality of conductive blocks of the conductive layer, each conductive block being insulated from at least one trapping area forming the trapping layer, by the insulating walls; at least one conductive block is electrically connected to a contact pad arranged on a free surface of the active layer, by a conductive via passing through a portion of the structure from the conductive block to the contact pad; the structure also comprises a device in and/or on the active layer, including at least one transistor in which a gate electrode arranged on the free surface of the active layer is placed opposite at least one conductive block of the buried electrode; the second dielectric layer has a thickness of 5 nm to 100 nm; the conductive layer comprises a material selected among monocrystalline silicon, polycrystalline silicon and amorphous silicon; the conductive layer has a resistivity of several ohms.Math.cm to several thousand ohms.Math.cm; the conductive layer has a thickness of 50 nm to 500 nm; and the conductive layer is formed by a material compatible with high-temperature treatments.

Description

BRIEF DESCRIPTION OF THE DRAWINGS

(1) Further characteristics and advantages of the present disclosure will be clear from the detailed description, made in reference to the appended figures, among which:

(2) FIGS. 1A and 1B show structures according to a first embodiment of the present disclosure;

(3) FIGS. 2A and 2B show structures according to a second embodiment of the present disclosure;

- (4) FIG. 3 shows a structure according to a third embodiment of the present disclosure;
(5) FIG. 4 shows a structure according to a fourth embodiment of the present disclosure;
(6) FIGS. 5A and 5B show structures according to the present disclosure.

DETAILED DESCRIPTION

- (7) In the following description, the same reference characters in the figures may be used for similar elements.
- (8) The figures are diagrammatic representations that, for the sake of readability, are not to scale. In particular, the thicknesses of the layers according to the Z axis are not to scale relative to the lateral dimensions according to the X and Y axes.
- (9) The present disclosure relates to a structure **100** for RF applications comprising a high-resistivity support substrate **1**. High resistivity is understood to mean a resistivity higher than 1000 ohm.Math.cm, advantageously between 4 and 10 kOhm.Math.cm. The support substrate **1** can be made of materials commonly used in the microelectronic, optic, optoelectronic or photovoltaic industries. In particular, the support substrate **1** can comprise at least one material selected from the following group: silicon, silicon-germanium, silicon carbide, etc.
- (10) The front surface **1a** of the support substrate **1** defines a main plane (x, y) as shown in FIG. 1A. Advantageously, the support substrate **1** is in the shape of a circular wafer, with a diameter of 150, 200, 300 or 450 mm, for example.
- (11) The structure **100** likewise comprises a charge-trapping layer **2** arranged on the front surface **1a** of the support substrate **1**. Arranged is understood to mean that the charge-trapping layer **2** can be either directly in contact with the front surface **1a** of the support substrate **1** or rigidly connected to same, via one or more intermediate layers. The term “arranged” used hereinafter can be interpreted in a similar manner.
- (12) Advantageously, the charge-trapping layer **2** comprises a polycrystalline silicon material, with a defect density that is favorable for trapping free electric charges that are capable of developing in the support substrate **1**. Evidently, the charge-trapping layer **2** can likewise comprise other types of materials capable of providing the trapping function and compatible with the structure **100** and the use thereof. The trapping layer **2** has a thickness of several tens of nanometers to several microns, for example, 50 nm to 3 microns.
- (13) The structure **100** also comprises a first dielectric layer **3** arranged on the charge-trapping layer **2**. In certain embodiments, according to the present disclosure, the first dielectric layer **3** will constitute the buried insulating layer of the structure **100**, which, in particular, will electrically insulate the active layer **4** from the support substrate **1**. Advantageously, without this having any limiting effect, the first dielectric layer **3** will comprise at least one of the materials chosen among: silicon dioxide, silicon nitride, aluminum oxide, etc. The thickness thereof can range, for example, from 10 nm to 3 μm.
- (14) The structure **100** likewise comprises an active layer **4** arranged on the first dielectric layer **3**. The active layer **4** corresponds to the layer in and/or on which RF components can be produced. The active layer **4** has a free surface **4a** or front surface and a back surface **4b** rigidly bonded to the underlying layers. The active layer **4** can advantageously be made from semiconductor materials and/or piezoelectric materials. Advantageously, without this having any limiting effect, the active layer **4** comprises at least one of the materials chosen among: silicon, silicon carbide, silicon-germanium, lithium niobate, lithium tantalate, quartz, aluminum nitride, etc. The active layer **4** can have a thickness of several nanometers (for example, 10 nm) to several microns, or even several tens of microns (for example, 50 μm), depending on the components to be manufactured.
- (15) Finally, the structure **100** according to the present disclosure comprises at least one buried electrode **10** arranged above or inside the charge-trapping layer **2**: FIG. 1A depicts an embodiment in which the buried electrode **10** is located above the charge-trapping layer **2**; in particular, it is located immediately below the active layer **4**.
- (16) The buried electrode **10** comprises an electrically conductive layer **11** and a second dielectric

layer **13** (hereinafter referred to as second dielectric layer **13**). The buried electrode **10** is intended for being biased by applying a voltage to the conductive layer **11**, and for generating an effect on the electrical carriers of the active layer **4**.

(17) Preferably, without this having any limiting effect, the conductive layer **11** comprises a material selected among monocrystalline silicon, polycrystalline silicon, amorphous silicon, etc., or other materials commonly used for the production of gate electrodes or microelectronic resistors. The material forming the conductive layer **11** advantageously has a resistivity of several ohms.Math.cm to several thousand ohms.Math.cm. It is preferably chosen to be compatible with high-temperature treatments, the structure **100** being likely to be subjected to such treatments for the production of RF components. The conductive layer **11** may have a thickness of from 50 nm to 500 nm, for example.

(18) The second dielectric layer **13** can preferably comprise at least one of the following materials: silicon dioxide, silicon nitride, aluminum oxide, etc. It advantageously has a thickness of from 5 nm to 100 nm. Nevertheless, its thickness may vary between 1 nm and 3 microns, according to the embodiments of the present disclosure.

(19) The conductive layer **11** has two surfaces, a first surface **11a** and a second surface **11b** parallel to the main plane (x, y): in the example of FIG. **1A**, the first surface **11a** is in contact with the second dielectric layer **13** and the second surface **11b** is in contact with the first dielectric layer **3**.

(20) Advantageously, the buried electrode **10** comprises a plurality of electrically insulating walls **14**, extending between the first dielectric layer **3** and the second dielectric layer **13** (FIGS. **1B** and **2B**). The insulating walls **14** segment the conductive layer **11** into a plurality of conductive blocks **12**, insulated from one another by the insulating walls **14**.

(21) According to the present disclosure, it would thus be possible to apply an electric voltage to at least one conductive block **12** of the buried electrode **10**, which is electrically insulated from the other layers of the structure **100**, and, in particular, from the active layer **4** and from the support substrate **1**. The conductive block **12** is advantageously located at least opposite the active region of a transistor that will be produced in the active layer **4**: the transistor can then benefit from bias on the back surface **4b** of the active layer **4**, in addition to the usual bias thereof by a gate electrode. The use of back bias makes it possible to increase the breakdown voltage of the transistor and thus limits the number of transistors to be placed in series in order to withstand the voltage applied to the terminals of the RF device (a switching unit, for example). The serial resistance of the device can be reduced and the linearity thereof is improved.

(22) According to a first embodiment, shown in FIGS. **1A** and **1B**, the buried electrode **10** is arranged between the active layer **4** and the first dielectric layer **3**, the second dielectric layer **13** being in contact with the active layer **4**, parallel to the main plane (x, y).

(23) In this case, the second dielectric layer **13** has a thickness of less than 400 nm, preferably on the order of from 50 nm to 100 nm, so that the voltage applied to the conductive layer **11** of the buried electrode **10** can have an effect on the electrical carriers of the active layer **4**.

(24) The structure **100** presented in FIG. **1A** can be produced using various methods. Some of these manufacturing variants are described hereunder.

(25) The charge-trapping layer **2** is first deposited on the support substrate **1**. For example, a layer of polycrystalline silicon, constituting the charge-trapping layer **2**, may be deposited by a chemical vapor or liquid deposition technique, or else by epitaxial growth on a support substrate **1** made of silicon. The trapping layer **2** has a thickness in the aforementioned range such as, for example, on the order of 2 microns.

(26) The active layer **4** is added to the support substrate **1** including the charge-trapping layer **2** by one of the thin layer transfer techniques based on adhesion by molecular bonding: indeed, such direct adhesion has the advantage of being perfectly compatible with high-temperature treatments. These thin layer transfer techniques can include, in particular, the following: the SMART CUT® method, which is based on implanting light hydrogen and/or helium ions in a donor substrate (from

which the active layer **4** is made), and assembling the donor substrate by molecular bonding with the support substrate **1**; a detachment step then makes it possible to separate a thin layer from the donor substrate (the active layer **4**), at the fragile plane defined by the ion implantation depth. Finishing steps, possibly including high-temperature thermal treatments, finally restore the crystalline quality and surface quality required for the active layer **4**. This method is particularly well suited to the production of active thin layers, with a thickness of several nanometers to around 1.5 microns, for example, for the silicon layers; the SMART CUT® method followed by an epitaxy step that makes it possible to obtain thicker active layers, for example, of several tens of nm to 20 microns; and the methods for direct adhesion and mechanical, chemical and/or mechanical-chemical thinning involve assembling the donor substrate (from which the active layer **4** is made) by molecular bonding with the support substrate **1**, and then thinning the donor substrate until the desired thickness of the active layer **4** is achieved, for example, by grinding and polishing (CMP, or chemical mechanical polishing). These methods are suitable, in particular, for the transfer of thick layers, for example, from several microns to a plurality of tens of microns, and up to several hundred microns.

(27) Considering the aforementioned layer transfer techniques, it is convenient to define the substrate, between the donor substrate (from which the active layer **4** is made) or the support substrate **1** (on which the charge-trapping layer **2** is deposited), on which the intermediate layers such as the first dielectric layer **3**, the conductive layer **11** and the second dielectric layer **13** of the buried electrode **10** (FIG. **1A**) will be formed, prior to assembling the two substrates by molecular bonding at a bonding interface.

(28) According to a first assembly option, the bonding interface is located between the second dielectric layer **13** and the conductive layer **11**. This means that the second dielectric layer **13** has been formed on the donor substrate; for example, this layer is made up of a layer of silicon oxide, grown thermally on the donor substrate. In addition, the first dielectric layer **3** and then the conductive layer **11**, are deposited in series on the charge-trapping layer **2**. The first dielectric layer **3** comprises, for example, a layer of silicon oxide grown thermally on the charge-trapping layer **2** or deposited by chemical deposition; the conductive layer **11** is made up of a layer of polycrystalline silicon with a resistivity of several ohms.Math.cm to several kOhms.Math.cm. In the configuration depicted in FIG. **1B**, the conductive layer **11** comprises insulating walls **14** that define a plurality of conductive blocks **12**. As is generally known in the art, the formation of the conductive layer **11** then requires at least one step of lithography and etching in order to define the distribution of the conductive blocks **12** and the insulating walls **14** in the plane (x, y) and to form them in series.

(29) According to a second assembly option, the bonding interface is located between the conductive layer **11** and the first dielectric layer **3**. In this case, the second dielectric layer **13** is formed on the donor substrate, since the conductive layer **11** is formed on the second dielectric layer **13**. Furthermore, the first dielectric layer **3** is deposited on the charge-trapping layer **2** that is rigidly bonded to the support substrate **1**.

(30) According to a third assembly option, the bonding interface is located between the first dielectric layer **3** and the charge-trapping layer **2**. In this case, the second dielectric layer **13** is first formed on the donor substrate, then the conductive layer **11** is formed on the second dielectric layer **13**, and finally the first dielectric layer **3** is formed on the conductive layer **11**.

(31) Other assembly options obviously exist, for which, in particular, the adhesion interface can be placed in one of the intermediate layers, for example, at the middle of the first dielectric layer **3**. For example, a first portion of the first dielectric layer **3** is formed on the donor substrate (from which the active layer **4** is made), and a second portion of the first dielectric layer **3** is formed on the side of the support substrate **1** after the formation of the underlying layers.

(32) In each of the aforementioned assembly options, the donor and support substrates, provided with the respective layers thereof, are assembled by molecular bonding. The implementation of

either of the preceding layer transfer techniques then leads to the formation of the active layer **4**.

(33) According to a second embodiment, shown in FIGS. 2A and 2B, the buried electrode **10** is deposited between the first dielectric layer **3** and the charge-trapping layer **2**, the second dielectric layer **13** being in contact with the trapping layer, parallel to the main plane (x, y). The first surface **11a** of the conductive layer **11** is in contact with the first dielectric layer **3** and the second surface **11b** thereof is in contact with the second dielectric layer **13**.

(34) In this case, the first dielectric layer **3** has a thickness of less than 400 nm, preferably less than 200 nm, so that the voltage applied to the conductive layer **11** of the buried electrode **10** can have an effect on the electrical carriers of the active layer **4**. The second dielectric layer **13**, on the other hand, can have a thickness of up to several microns, if this is required for the application.

(35) The techniques for transferring layers and manufacturing insulating walls **14** in the conductive layer **11** mentioned in the first embodiment, likewise apply to this second embodiment. Different assembly options can be implemented, according to whether the formation of intermediate layers of the structure **100** (first dielectric layer **3**, conductive layer **11** and second dielectric layer **13**) is carried out on the donor substrate or the support substrate **1**.

(36) According to a third embodiment, depicted in FIG. 3, the buried electrode **10** is arranged as above between the first dielectric layer **3** and the charge-trapping layer **2** and it includes conductive blocks **12** electrically insulated from one another by insulating walls **14**; furthermore, the buried electrode **10** is discontinuous in the main plane (x, y) and a plurality of charge-trapping areas **22** extend between the first dielectric layer **3** and the charge-trapping layer **2**. The trapping areas **22** are insulated from the conductive blocks **12** by the insulating walls **14**.

(37) The trapping areas **22** can be made from the same material as the charge-trapping layer **2** or from a different material, having electric charge-trapping properties.

(38) In this third embodiment of the present disclosure, the first dielectric layer **3** has a thickness of less than 400 nm, preferably less than 200 nm, so that the voltage applied to the conductive layer **11** of the buried electrode **10** can have an effect on the electrical carriers of the active layer **4**.

(39) The layer transfer techniques described for the first embodiment also apply to this third embodiment. Advantageously, an assembly option that involves placing the adhesion interface in the first dielectric layer **3** may be implemented. A first portion of the first dielectric layer **3** is formed on the donor substrate (from which the active layer **4** is made); a second portion of the first dielectric layer **3** is formed from the side of the support substrate **1** after the formation of the underlying layers. The charge-trapping layer **2** is first produced on the support substrate **1**. The second dielectric layer **13** is then deposited (for example, by chemical deposition or thermal growth). A lithography and etching step make it possible to remove the second dielectric layer **13** from the future trapping areas **22**. Other consecutive steps of masking, depositing and etching then make it possible to form the conductive blocks **12**, the insulating walls **14** and the trapping areas **22**. The second portion of the first dielectric layer **3** is then deposited above the conductive blocks **12**, the insulating walls **14** and the trapping areas **22**. A step of planarizing the second portion of the first dielectric layer **3** then makes it possible to obtain a good surface condition with a view to performing direct molecular bonding.

(40) The donor and support substrates, provided with their respective layers, are then assembled by molecular bonding. The implementation of either of the aforementioned layer transfer techniques then leads to the formation of the active layer **4**.

(41) According to a fourth embodiment shown in FIG. 4, the buried electrode **10** is arranged in the charge-trapping layer **2**. The second dielectric layer **13** is in contact with the front surface **1a** of the support substrate **1** along the main plane (x, y). The buried electrode **10** comprises a plurality of insulating walls **14** extending between the first and second (**3**, **13**) dielectric layers and defining a plurality of conductive blocks **12** of the conductive layer **11**, insulated from one another by the insulating walls **14**. Each conductive block **12** is electrically insulated from at least one charge-trapping area **23** forming the charge-trapping layer **2**, by the insulating walls **14**. The charge-

trapping area **23** extends between the first dielectric layer **3** and the support substrate **1**.

(42) According to a variant that can be applied to the various aforementioned embodiments, the structure **100** can comprise a third dielectric layer **30**, arranged between the charge-trapping layer **2** (or the charge-trapping areas **23**) and the support substrate **1**. The third dielectric layer **30** can comprise at least one of the following materials: silicon dioxide, silicon nitride, aluminum oxide, etc. The third dielectric layer **30** is advantageous, in particular, in that it prevents or at least considerably limits the recrystallization of the charge-trapping layer **2** (when the charge-trapping layer **2** is made of, for example, polycrystalline silicon) during high-temperature thermal treatments likely to be used for manufacturing the structure according to the present disclosure.

(43) In the structure **100** according to any of the mentioned embodiments, at least one conductive block **12** can be electrically connected to a contact pad **40** by a conductive via **41**. The conductive via **41** passes through a portion of the structure **100** to run from the conductive block **12** to the contact pad **40**; in the example of FIG. 5A, the conductive via **41** passes, in particular, through the active layer **4** and the second dielectric layer **13**. The contact pad **40** is arranged on a free surface **4a** of the active layer **4**, and is electrically insulated from the active layer **4**.

(44) The contact pad **40** is formed by an electrically conductive material. Thus, a voltage can be applied to the conductive block **12** of the buried electrode **10** by way of the conductive pad **40**. The conductive via **41** is formed using techniques that are known to a person skilled in the art, by making a trench in which the walls are electrically insulated from the layers through which it passes, and the insulated trench is then filled with a conductive material such as, for example, doped polycrystalline silicon.

(45) A plurality of conductive vias **41** can be made to connect each embedded conductive block **12** independently to a contact pad **40**.

(46) Alignment marks may be formed on the support substrate **1** (or on the donor substrate from which the active layer **4** is made) during the production of conductive blocks **12**. These alignment marks may be used during the steps of producing conductive vias **41**, in order to form the vias **41** vertically in line with the conductive blocks **12**.

(47) The structure **100** can likewise comprise a device in and/or on the active layer **4**, including at least one transistor **50** in which a gate electrode **51** arranged on the free surface **4a** of the active layer **4** is opposite at least one conductive block **12** of the buried electrode **10** (FIG. 5B). The alignment marks formed during the production of the conductive blocks **12** of the buried electrode **10** are likewise used during steps for manufacturing the electronic device on the active layer **4**.

(48) The structure **100** according to the present disclosure is particularly suitable for RF devices, in particular, such as antenna adapters or switching units for mobile telephones. The integration of the buried electrode **10** in the structure **100** allows for easier manufacturing of devices comprising transistors with back bias. The use of a buried electrode **10** to bias the active region **52** of a transistor **50** by the back surface (back bias) makes it possible to increase the breakdown voltage of the transistor and thus to limit the number of transistors to be arranged in parallel in each device. Finally, the presence of the charge-trapping layer **2** in the structure **100** ensures that a high resistivity of the support substrate **1** is maintained.

(49) The structure **100** according to the present disclosure thus makes it possible to achieve high performance in the field of high-frequency applications.

(50) The present disclosure is obviously not limited to the described embodiments, and alternative embodiments can be provided without departing from the context of the present disclosure as defined by the claims.

Claims

1. A structure for RF applications, comprising: a support substrate; a charge-trapping layer arranged on the support substrate; a first dielectric layer arranged on the charge-trapping layer such that the

charge-trapping layer is disposed between the first dielectric layer and the support substrate; an active layer arranged on the first dielectric layer, the active layer comprising a piezoelectric material; and at least one buried electrode arranged between the active layer and the support substrate, the buried electrode comprising a conductive layer and a second dielectric layer; wherein the conductive layer has two parallel main surfaces, one main surface of the two parallel main surfaces in contact with the first dielectric layer and another main surface of the two parallel main surfaces in contact with the second dielectric layer.

2. The structure of claim 1, wherein the at least one buried electrode comprises a plurality of insulating walls extending between the first dielectric layer and the second dielectric layer and segmenting the conductive layer into a plurality of conductive blocks, the conductive blocks being insulated from one another by the insulating walls.

3. The structure of claim 1, wherein the at least one buried electrode is arranged between the active layer and the first dielectric layer, and the second dielectric layer is in contact with the active layer.

4. The structure of claim 1, wherein the at least one buried electrode is arranged between the first dielectric layer and the charge-trapping layer, the second dielectric layer being in contact with the charge-trapping layer.

5. The structure of claim 4, wherein the at least one buried electrode is discontinuous and a plurality of charge-trapping areas extend between the first dielectric layer and the charge-trapping layer and segment the conductive layer into a plurality of conductive blocks, the charge-trapping areas being insulated from the conductive blocks by insulating walls.

6. The structure of claim 1, wherein the at least one buried electrode is arranged in the charge-trapping layer, the second dielectric layer being in contact with a front surface of the support substrate, and wherein the at least one buried electrode comprises a plurality of insulating walls extending between the first and second dielectric layers and defining a plurality of conductive blocks, each conductive block being insulated from at least one charge-trapping area of the charge-trapping layer by the insulating walls.

7. The structure of claim 6, wherein at least one conductive block is electrically connected to a contact pad arranged on a free surface of the active layer by a conductive via passing through a portion of the structure from the at least one conductive block to the contact pad.

8. The structure of claim 1, wherein the second dielectric layer has a thickness in a range extending from 5 nm to 100 nm.

9. The structure of claim 1, wherein the conductive layer comprises a material selected from among monocrystalline silicon, polycrystalline silicon, and amorphous silicon.

10. The structure of claim 1, wherein the conductive layer has a thickness in a range extending from 50 nm to 500 nm.

11. The structure of claim 1, wherein the conductive layer has a resistivity of several ohms.Math.cm to several thousand ohms.Math.cm.

12. The structure of claim 1, wherein the piezoelectric material comprises a material selected from among lithium niobate, lithium tantalate, quartz, aluminum nitride.

13. The structure of claim 1, wherein the first dielectric layer comprises a material selected from among silicon dioxide, silicon nitride, aluminum oxide.

14. A structure for RF applications, comprising: a high-resistivity support substrate having a front surface defining a main plane of a coordinate system; a charge-trapping layer arranged on the front surface of the support substrate; a first dielectric layer arranged on the charge-trapping layer; an active layer arranged on the first dielectric layer, the active layer comprising a piezoelectric material; and at least one buried electrode arranged inside the charge-trapping layer.

15. The structure of claim 14, wherein the at least one buried electrode comprises a conductive layer and a second dielectric layer, wherein the second dielectric layer is in contact with the front surface of the support substrate along the main plane, and wherein the at least one buried electrode comprises a plurality of insulating walls extending between the first dielectric layer and the second

dielectric layer and defining a plurality of conductive blocks of the conductive layer, each conductive block being insulated from at least one charge-trapping area of the charge-trapping layer by the insulating walls.

16. The structure of claim 15, wherein at least one conductive block is electrically connected to a contact pad arranged on a free surface of the active layer by a conductive via passing through a portion of the structure from the conductive block to the contact pad.

17. The structure of claim 16, further comprising a device in and/or on the active layer.

18. The structure of claim 15, wherein the second dielectric layer has a thickness in a range extending from 5 nm to 100 nm.

19. The structure of claim 15, wherein the conductive layer comprises a material selected from among monocrystalline silicon, polycrystalline silicon, and amorphous silicon.

20. The structure of claim 15, wherein the conductive layer has a thickness in a range extending from 50 nm to 500 nm.

21. The structure of claim 15, wherein the conductive layer has a resistivity of several ohms.Math.cm to several thousand ohms.Math.cm.
