

US Patent & Trademark Office

Patent Public Search | Text View

United States Patent	12402436
Kind Code	B2
Date of Patent	August 26, 2025
Inventor(s)	Park; Changseo et al.

Solar cell

Abstract

A bifacial solar cell includes a silicon substrate; an emitter layer; a plurality of first electrodes locally on the emitter layer; a first aluminum oxide layer on the emitter layer; a first silicon oxide layer between the first aluminum oxide layer and the emitter layer; a first anti-reflection layer on the first aluminum oxide layer; a back surface field layer on the silicon substrate; a second aluminum oxide layer on the silicon substrate; a second silicon oxide layer between the second aluminum oxide layer and the silicon substrate; a second anti-reflection layer on the second aluminum oxide layer; and a plurality of second electrodes respectively on the back surface field layers through the second anti-reflection layer, the second aluminum oxide layer and the second silicon oxide layer.

Inventors: Park; Changseo (Seoul, KR), Jin; Yoonsil (Seoul, KR), Choe; Youngho (Seoul, KR)

Applicant: Trina Solar Co., Ltd. (Changzhou, CN)

Family ID: 1000008780470

Assignee: Trina Solar Co., Ltd. (Changzhou, CN)

Appl. No.: 17/960545

Filed: October 05, 2022

Prior Publication Data

Document Identifier	Publication Date
US 20230023738 A1	Jan. 26, 2023

Foreign Application Priority Data

KR	10-2011-0005429	Jan. 19, 2011
----	-----------------	---------------

Related U.S. Application Data

continuation parent-doc US 16560384 20190904 US 11538945 child-doc US 17960545
continuation parent-doc US 15443331 20170227 US 10446697 20191015 child-doc US 16560384
continuation parent-doc US 13182203 20110713 US 9608133 20170328 child-doc US 15443331

Publication Classification

Int. Cl.: H10F77/30 (20250101); H10F10/14 (20250101); H10F71/00 (20250101); H10F77/20 (20250101)

U.S. Cl.:

CPC H10F77/315 (20250101); H10F10/14 (20250101); H10F10/148 (20250101); H10F71/121 (20250101); H10F77/211 (20250101); H10F77/311 (20250101); Y02E10/547 (20130101); Y02P70/50 (20151101)

Field of Classification Search

CPC: H01L (31/02168); H01L (31/02167); H01L (31/022425); H01L (31/068); H01L (31/0684); H01L (31/1804); H10F (77/315); H10F (77/311); H10F (77/211); H10F (10/148); H10F (10/14); H10F (71/121)

References Cited

U.S. PATENT DOCUMENTS

Patent No.	Issued Date	Patentee Name	U.S. Cl.	CPC
4751191	12/1987	Gonsiorawski	N/A	N/A
2004/0112426	12/2003	Hagino	N/A	N/A
2005/0133084	12/2004	Joge et al.	N/A	N/A
2005/0176164	12/2004	Gee et al.	N/A	N/A
2006/0157733	12/2005	Lucovsky et al.	N/A	N/A
2007/0210395	12/2006	Maruyama et al.	N/A	N/A
2009/0108250	12/2008	Kim et al.	N/A	N/A
2010/0012185	12/2009	Schmid et al.	N/A	N/A
2010/0147378	12/2009	Lee et al.	N/A	N/A
2010/0243040	12/2009	Kim	N/A	N/A
2010/0243041	12/2009	Carlson	257/E31.127	H01L 31/0747
2010/0258177	12/2009	Ko	N/A	N/A
2010/0275983	12/2009	Kaes et al.	N/A	N/A
2011/0139250	12/2010	Du et al.	N/A	N/A
2011/0140226	12/2010	Jin et al.	N/A	N/A
2011/0143486	12/2010	Hama et al.	N/A	N/A
2011/0177652	12/2010	Gupta	N/A	N/A
2012/0055547	12/2011	Schultz-Wittmann et al.	N/A	N/A
2012/0174960	12/2011	Hashigami et al.	N/A	N/A

FOREIGN PATENT DOCUMENTS

Patent No.	Application Date	Country	CPC
101079967	12/2006	CN	N/A
101681952	12/2009	CN	N/A
4217428	12/1992	DE	N/A
102007054384	12/2008	DE	N/A
2077584	12/2008	EP	N/A
2479804	12/2011	EP	N/A
2004193350	12/2003	JP	N/A
2005116906	12/2004	JP	N/A
20090078275	12/2008	KR	N/A
20090118056	12/2008	KR	N/A
20100068832	12/2009	KR	N/A
20100096746	12/2009	KR	N/A
20100107258	12/2009	KR	N/A
20100128727	12/2009	KR	N/A
2009157079	12/2008	WO	N/A
2010003784	12/2009	WO	N/A
2010111107	12/2009	WO	N/A
2010123974	12/2009	WO	N/A
2011033826	12/2010	WO	N/A

OTHER PUBLICATIONS

Hoex, et al., Applied Physics Letters, 2006, vol. 89, pp. 042112-1 through 042112-3 (Year: 2006). cited by applicant

Arumughan et al., Realization of Thin Mc-Silicon Pert-Type Bifacial Solar Cells in Industrial Environments; Conference Record of the 2006 IEEE 4th World Conference on Photovoltaic Energy Conversion; pp. 1103-1106 (May 1, 2006)); XP031007502. cited by applicant

Dingemans et al., Recent Progress in the Development and Understanding of Silicon Surface Passivation by Aluminum Oxide for Photovoltaics, 5th World Conference on Photovoltaic Energy Conversion, Valencia, Spain; 25th European Photovoltaic Solar Energy Conference and Exhibition; pp. 1083-1090, (2010), XP055010434. cited by applicant

European Search Report for Application No. 1100639.7 dated Nov. 28, 2011. cited by applicant

Glunz et al., Analysis of Laser-Fired Local Back Surface Fields Using n+np+ Cell Structures; Proceedings of the 3rd World Conference on Photovoltaic Energy Conversion; vol. 2, pp. 1332-1335 (May 18, 2003); XP031988020. cited by applicant

Hoex et al., Excellent Passivation of Highly Doped-p-type Si Surfaces by the Negative-Charge-Dielectric Al₂O₃; Applied Physics Letters; vol. 92, No. 6, pp. 112107-112107-3 (Sep. 11, 2007); XP012099144. cited by applicant

Hubner, "Novel cost-effective bifacial silicon solar cells with 19.4% front and 18.1% rear efficiency," Appl. Phys. Lett, vol. 70, No. 8, Feb. 24, 1997, pp. 1008-1010. XP012018380. cited by applicant

Knobloch et al., "High-Efficiency Solar Cells From FZ, CZ and MC Silicon Material," IEEE Proceedings of the Photovoltaic Specialists Conference, vol. 23, May 10, 1993, pp. 271-276. XP010113395. cited by applicant

Kranzl et al., "Bifacial Solar Cells on Multi-Crystalline Silicon With Boron BSF and Open Rear Contact", Photovoltaic Energy Conversion, Conference Record of the 2006 IEEE 4th World Conference on, IEEE, PI, May 1, 2006, XP 031007467. cited by applicant

Mihailetchi et al., Nitric Acid Pretreatment for the Passivation of Boron Emitters for n-type Base Silicon Solar Cells; Applied Physics Letters; vol. 92, No. 6, pp. 63510-63510 (Feb. 14, 2008); XP012108251. cited by applicant

Schmidt et al., Effective Surface Passivation of Crystalline Silicon Using Ultrathin Al₂O₃ Films and Al₂O₃/SiN_x Stacks; Physica Status Solidi—Rapid Research Letters; vol. 3, No. 9, pp. 387-389 (Sep. 17, 2009); XP550011115. cited by applicant

Tobias et al., Crystalline Silicon Solar Cells and Modules; Handbook of Photovoltaic Science and Engineering; pp. 255-306 (Apr. 25, 2003); John Wiley & Sons: XP0550056057. cited by applicant

Weiskircher et al., “The Refractive Index of Thin Al₂O₃ Films”, Vacuum, Pergamon Press, GB, vol. 2, No. 1, Jan. 1, 1952, XP 025579636. cited by applicant

Wolf et al., “Silicon Processing for the VLSI Era,” vol. 1: Process Technical, Lattice Press, Second Edition, Chapter 8, 2000, pp. 265-323, XP001525854. cited by applicant

Yoon et al., “Refractive Index and Etched Structure of Silicon Nitride Waveguides Fabricated by PECVD”, Thin Solid Films, Elsevier-Sequoia S.A. Lausanne, CH, vol. 515, No. 12, Apr. 23, 2007, XP 022212172. cited by applicant

Agostinelli et al., Solar Energy Materials and Solar Cells, 2006, vol. 90, pp. 3438-3443. cited by applicant

B. Hoex, J. Schmidt, P. Pohl, M.C. van de Sanden, W.M.M. Kessels, “Silicon Surface passivation by atomic layer deposited Al₂O₃”, J. Appl. Phys. vol. 104, 2008, p. 044903-1 to 044903-12. cited by applicant

English translation of DE 42 17 428 A1. cited by applicant

Gielis et al., “Negative charge and charging dynamics in Al₂O₃ films on Si characterized by second-harmonic generation”, Journal of Applied Physics, 073701, 2008, p. 1-5. cited by applicant

Primary Examiner: White; Sadie

Attorney, Agent or Firm: Taft Stettinius & Hollister LLP

Background/Summary

CROSS-REFERENCE TO RELATED APPLICATIONS (1) This Application is a Continuation of U.S. patent application Ser. No. 16/560,384, filed on Sep. 4, 2019, which is a Continuation of U.S. patent application Ser. No. 15/443,331, filed on Feb. 27, 2017 (U.S. Pat. No. 10,446,697, issued on Oct. 15, 2019), which is a Continuation of U.S. patent application Ser. No. 13/182,203 filed on Jul. 13, 2011 (U.S. Pat. No. 9,608,133, issued on Mar. 28, 2017), which claims the benefit under 35 U.S.C. § 119(a) to Korean Patent Application No. 10-2011-0005429 filed on Jan. 19, 2011, all of these applications are hereby expressly incorporated by reference into the present application.

BACKGROUND OF THE INVENTION

Field of the Invention

(1) Embodiments of the invention relate to a solar cell.

Discussion of the Related Art

(2) Solar power generation to convert light energy into electric energy using a photoelectric conversion effect has been widely used as a method for obtaining eco-friendly energy. A solar power generation system using a plurality of solar cell panels has been installed in places, such as houses due to an improvement in a photoelectric conversion efficiency of solar cells.

(3) The solar cell generally includes a substrate and an emitter layer that forms a p-n junction along with the substrate, thereby generating an electric current from light incident on the solar cell through one surface of the substrate. Further, an anti-reflection layer is formed on a light receiving

surface of the substrate, so as to reduce a reflectance of light incident on the substrate and increase a light transmittance of a predetermined wavelength band. Hence, the photoelectric conversion efficiency of the solar cell increases.

(4) Because light is generally incident on the solar cell through only one surface of the substrate, current conversion efficiency of the solar cell is low. Accordingly, a double-sided light receiving solar cell, in which light is incident on the solar cell through both surfaces of the substrate, has been recently developed.

SUMMARY OF THE INVENTION

(5) Embodiments of the invention provide a solar cell with high efficiency.

(6) In one aspect, there is a solar cell including a substrate of a first conductive type, an emitter layer positioned at one surface of the substrate, the emitter layer being a second conductive type opposite the first conductive type, a first electrode electrically connected to the emitter layer, a first protective layer positioned on a front surface of the emitter layer where the first electrode is not positioned, a back surface field layer positioned at another surface of the substrate, a second electrode electrically connected to the back surface field layer, and a second protective layer positioned on a back surface of the substrate where the second electrode is not positioned, wherein each of the first protective layer and the second protective layer is formed of a material having fixed charges of the same conductive type as the first conductive type, wherein the back surface field layer is locally positioned at the back surface of the substrate.

(7) Each of the first protective layer and the second protective layer contains aluminum oxide (AlO.sub.X) or yttrium oxide (Y.sub.2O.sub.3) having negative fixed charges. Each of the first protective layer and the second protective layer has a refractive index of about 1.55 to 1.7 and a thickness of about 5 nm to 30 nm.

(8) The back surface field layer is formed at the same location of the substrate **110** as the second electrode and has a surface resistivity of about $30\ \Omega/\text{sq}$ to $80\ \Omega/\text{sq}$. A width of the back surface field layer may be equal to or less than a width of the second electrode, or may be greater than a width of the second electrode.

(9) The first anti-reflection layer may be formed of silicon nitride (SiN.sub.X) having positive fixed charges.

(10) The solar cell may further include a second anti-reflection layer positioned on a back surface of the second protective layer. The second anti-reflection layer may be formed of silicon nitride (SiN.sub.X) having positive fixed charges.

(11) Each of the first anti-reflection layer and the second anti-reflection layer may have a refractive index of about 1.9 to 2.3 and a thickness of about 50 nm to 100 nm.

(12) The substrate may have a first textured surface corresponding to the surface of the substrate, at which the emitter layer is positioned, and a second textured surface corresponding to the surface of the substrate, at which the back surface field layer is positioned.

(13) The first electrode and the second electrode may be formed of different materials. For example, the first electrode may be formed of a conductive paste containing a mixture (Ag:Al) of silver (Ag) and aluminum (Al), and the second electrode may be formed of a conductive paste containing silver (Ag).

(14) The first electrode and the second electrode may have the same width.

(15) The substrate is formed of phosphorus (P)-doped n-type silicon wafer and has resistivity of about $1\ \Omega.\text{cm}$ to $10\ \Omega.\text{cm}$.

(16) The emitter layer may include a first doped region, which is lightly doped with impurities of the second conductive type, and a second doped region, which is more heavily doped than the first doped region with impurities of the second conductive type.

(17) The second doped region may be formed at the same location of the substrate as the first electrode. A width of the second doped region may be equal to or less than a width of the first electrode, or may be greater than a width of the first electrode.

- (18) The first doped region has a surface resistivity of about 80 Ω/sq to 200 Ω/sq , and the second doped region has a surface resistivity of about 30 Ω/sq to 80 Ω/sq .
- (19) According the above-described characteristics, aluminum oxide (AlO.sub.X) or yttrium oxide (Y.sub.2O.sub.3) for forming the first protective layer has excellent chemical passivation characteristic resulting from a low interface trap density and excellent field effect passivation characteristic resulting from the negative fixed charges. Further, the material is very excellent in stability, moisture transmission, and abrasion resistance. Thus, the first protective layer may reduce a surface recombination velocity, thereby improving the efficiency and the reliability of the solar cell.
- (20) Because the back surface field layer is locally positioned at only the same location of the substrate as the second electrode, an influence of the second protective layer formed of aluminum oxide (AlO.sub.X) or yttrium oxide (Y.sub.2O.sub.3) on carriers moving to the back surface field layer may be minimized.
- (21) The second doped region of the emitter layer is formed at only the same location of the substrate as the first electrode, and the first doped region having an impurity concentration lower than the second doped region is formed in the remaining area. Therefore, the solar cell according to the embodiment of the invention may further reduce the recombination of carriers than a solar cell including an emitter layer, whose the entire region is a heavily doped region. Hence, the solar cell according to the embodiment of the invention may secure a low serial resistance.
- (22) Both a front surface of the substrate, on which the first electrode is positioned, and a back surface of the substrate, on which the second electrode is positioned, are the textured surfaces, the first protective layer and the first anti-reflection layer are formed on the front surface of the substrate, and the second protective layer and the second anti-reflection layer are formed on the back surface of the substrate. Therefore, light, which is incident on the front surface of the substrate and then passes through the substrate, is again incident on the back surface of the substrate. As a result, the light may be used to generate electric current. Thus, the efficiency of the solar cell according to the embodiment of the invention may further increase than a solar cell generating electric current using only light incident on the front surface of the substrate.
-

Description

BRIEF DESCRIPTION OF THE DRAWINGS

- (1) The accompanying drawings, which are included to provide a further understanding of the invention and are incorporated in and constitute a part of this specification, illustrate embodiments of the invention and together with the description serve to explain the principles of the invention. In the drawings:
- (2) FIG. 1 is a schematic cross-sectional view of a solar cell according to a first embodiment of the invention;
- (3) FIG. 2 is a schematic cross-sectional view of a solar cell according to a second embodiment of the invention; and
- (4) FIGS. 3 to 7 are cross-sectional views illustrating a method for manufacturing the solar cell shown in FIG. 2.

DETAILED DESCRIPTION OF THE EMBODIMENTS

- (5) Embodiments of the invention will be described more fully hereinafter with reference to the accompanying drawings, in which example embodiments of the invention are shown. This invention may, however, be embodied in many different forms and should not be construed as limited to the embodiments set forth herein.
- (6) In the drawings, the thickness of layers, films, panels, regions, etc., are exaggerated for clarity. Like reference numerals designate like elements throughout the specification. It will be understood

that when an element such as a layer, film, region, or substrate is referred to as being “on” another element, it can be directly on the other element or intervening elements may also be present. In contrast, when an element is referred to as being “directly on” another element, there are no intervening elements present. Further, it will be understood that when an element such as a layer, film, region, or substrate is referred to as being “entirely” on another element, it may be on the entire surface of the other element and may not be on a portion of an edge of the other element. (7) A solar cell according to an example embodiment of the invention is described in detail with reference to the accompanying drawings.

(8) FIG. 1 is a schematic cross-sectional view of a solar cell according to a first embodiment of the invention.

(9) As shown in FIG. 1, a solar cell according to a first embodiment of the invention includes a substrate **110**, an emitter layer **120** positioned at one surface of the substrate **110**, for example, a front surface of the substrate **110**, a first protective layer **130** positioned on the emitter layer **120**, a first anti-reflection layer **140** positioned on the first protective layer **130**, a plurality of first electrodes **150** positioned on the emitter layer **120** where the first protective layer **130** and the first anti-reflection layer **140** are not positioned, a back surface field (BSF) layer **160** positioned at a back surface of the substrate **110**, a second protective layer **170** positioned on the back surface of the substrate **110**, a second anti-reflection layer **180** positioned on a back surface of the second protective layer **170**, and a plurality of second electrodes **190** positioned on a back surface of the back surface field layer **160** where the second protective layer **170** and the second anti-reflection layer **180** are not positioned.

(10) The substrate **110** may be formed of a silicon wafer of a first conductive type, for example, n-type, though not required. Silicon used in the substrate **110** may be crystalline silicon, such as single crystal silicon and polycrystalline silicon, or amorphous silicon. When the substrate **110** is of the n-type, the substrate **110** may contain impurities of a group V element such as phosphorus (P), arsenic (As), and antimony (Sb). The substrate **110** may have resistivity of about 1 $\Omega \cdot \text{cm}$ to 10 $\Omega \cdot \text{cm}$.

(11) The surface of the substrate **110** may be uniformly textured to form a textured surface corresponding to an uneven surface or having uneven characteristics. More specifically, the substrate **110** has a first textured surface **111** (refer to FIG. 3) corresponding to the front surface, at which the emitter layer **120** is positioned, and a second textured surface **113** (refer to FIG. 3) corresponding to the back surface opposite the front surface.

(12) The emitter layer **120** positioned at the first textured surface **111** of the substrate **110** is an impurity region of a second conductive type (for example, p-type) opposite the first conductive type (for example, n-type) of the substrate **110** and forms a p-n junction along with the substrate **110**.

(13) A plurality of electron-hole pairs produced by light incident on the substrate **110** are separated into electrons and holes by a built-in potential difference resulting from the p-n junction between the substrate **110** and the emitter layer **120**. The separated electrons move to the n-type semiconductor, and the separated holes move to the p-type semiconductor. When the substrate **110** is of the n-type and the emitter layer **120** is of the p-type, the separated electrons and the separated holes move to the substrate **110** and the emitter layer **120**, respectively.

(14) When the emitter layer **120** is of the p-type, the emitter layer **120** may be formed by doping the substrate **110** with impurities of a group III element such as boron (B), gallium (Ga), and indium (In). The emitter layer **120** may have a surface resistivity of about 30 Ω/sq to 120 Ω/sq .

(15) The first protective layer **130** positioned on the emitter layer **120** formed at the front surface of the substrate **110** is formed of a material having negative fixed charges, for example, aluminum oxide (AlO.sub.X) or yttrium oxide (Y.sub.2O.sub.3). The material of the first protective layer **130** has excellent chemical passivation characteristic resulting from a low interface trap density and excellent field effect passivation characteristic resulting from the negative fixed charges. Further,

the material is very excellent in stability, moisture transmission, and abrasion resistance. Thus, the first protective layer **130** reduces a surface recombination velocity, thereby improving the efficiency and the reliability of the solar cell. In an embodiment of the invention, the first protective layer **130** is formed of a material having fixed charges of the same conductive type as the first conductive type.

(16) The first anti-reflection layer **140** positioned on the first protective layer **130** is formed of a material having positive fixed charges, for example, silicon nitride (SiN.sub.X). The first anti-reflection layer **140** reduces a reflectance of light incident on the solar cell through the front surface of the substrate **110** and increases selectivity of a predetermined wavelength band, thereby increasing the efficiency of the solar cell.

(17) In the embodiment of the invention, the first protective layer **130** has a refractive index of about 1.55 to 1.7 and a thickness T1 of about 5 nm to 30 nm, and the first anti-reflection layer **140** has a refractive index of about 1.9 to 2.3 and a thickness T2 of about 50 nm to 100 nm, so as to minimize the light reflectance at the front surface of the substrate **110**.

(18) According to an experiment conducted by the present inventors, the light reflectance at the front surface of the substrate **110** represented a minimum value when the first protective layer **130** and the first anti-reflection layer **140** were within the above refractive index and thickness ranges.

(19) A silicon oxide layer having a thickness of about 1 nm to 3 nm may be further formed at an interface between the first protective layer **130** and the emitter layer **120**.

(20) The plurality of first electrodes **150** are positioned on the emitter layer **120** of the front surface of the substrate **110** and are electrically and physically connected to the emitter layer **120**. The first electrodes **150** extend substantially parallel to one another in a fixed direction. The first electrodes **150** collect carriers (for example, holes) moving to the emitter layer **120**.

(21) The first electrodes **150** may be formed of at least one conductive material selected from the group consisting of nickel (Ni), copper (Cu), tin (Sn), zinc (Zn), indium (In), titanium (Ti), gold (Au), and a combination thereof. In the embodiment of the invention, the first electrodes **150** is formed of a conductive paste obtained by mixing a mixture (Ag:Al) of silver (Ag) and aluminum (Al) with a glass frit.

(22) Alternatively, the first electrodes **150** may be formed using a plating process. In this instance, the first electrode **150** may include a metal seed layer and a conductive layer plated on the metal seed layer. A diffusion prevention layer may be further formed between the metal seed layer and the conductive layer, thereby preventing a material forming the conductive layer from being diffused into the doped region through the metal seed layer.

(23) The metal seed layer may be formed of nickel silicide or aluminum silicide. The conductive layer may contain at least one material selected from the group consisting of copper (Cu), silver (Ag), aluminum (Al), tin (Sn), zinc (Zn), indium (In), titanium (Ti), gold (Au), and a combination thereof.

(24) The plurality of second electrodes **190** are formed on the back surface of the substrate **110** in the same structure as the first electrodes **150**. The second electrodes **190** having the above-described structure collect carriers (for example, electrons) moving to the substrate **110** and output the carriers to an external device.

(25) The second electrodes **190** may be formed of at least one conductive material selected from the group consisting of aluminum (Al), nickel (Ni), copper (Cu), silver (Ag), tin (Sn), zinc (Zn), indium (In), titanium (Ti), gold (Au), and a combination thereof. In the embodiment of the invention, the second electrodes **190** are formed of a conductive paste obtained by mixing Ag with a glass frit. Alternatively, the second electrodes **190** may be formed using the plating process in the same manner as the first electrodes **150**.

(26) In the embodiment of the invention, a width W1 of the first electrode **150** is substantially equal to a width W2 of the second electrode **190** (i.e., W1=W2).

(27) The back surface field layer **160** electrically and physically connected to the second electrodes

190 is locally positioned at the back surface of the substrate **110** at the same location as the second electrodes **190**. The back surface field layer **160** is a region (for example, n.sup.+-type region) that is more heavily doped than the substrate **110** with impurities of the same conductive type as the substrate **110**. In the embodiment of the invention, the back surface field layer **160** has a surface resistivity of about 30 Ω/sq to 80 Ω/sq . A width **W3** of the back surface field layer **160** may be equal to or less than the width **W2** of the second electrode **190** or may be greater than the width **W2** of the second electrode **190**.

(28) The movement of holes to the back surface of the substrate **110** is prevented or reduced by a potential barrier resulting from a difference between impurity concentrations of the substrate **110** and the back surface field layer **160**. Hence, a recombination and/or a disappearance of electrons and holes around the surface of the substrate **110** are prevented or reduced.

(29) The second protective layer **170** and the second anti-reflection layer **180** are positioned on the back surface of the substrate **110** where the second electrodes **190** and the back surface field layer **160** are not positioned.

(30) In the embodiment of the invention, the second protective layer **170** is formed of the same material as the first protective layer **130** and has the same thickness as the first protective layer **130**. Further, the second anti-reflection layer **180** is formed of the same material as the first anti-reflection layer **140** and has the same thickness as the first anti-reflection layer **140**. Nevertheless, different materials or other materials may be used.

(31) Because the second protective layer **170** positioned on the back surface of the substrate **110** is formed of a material having negative fixed charges, for example, aluminum oxide (AlO.sub.X) or yttrium oxide (Y.sub.2O.sub.3), carriers (for example, electrons) moving to the back surface of the substrate **110** is affected by the second protective layer **170**. However, in the embodiment of the invention, because the back surface field layer **160** is locally positioned at only the same location as the second electrodes **190**, an influence of the second protective layer **170** formed of aluminum oxide (AlO.sub.X) or yttrium oxide (Y.sub.2O.sub.3) on carriers moving to the back surface field layer **160** may be minimized. In an embodiment of the invention, the second protective layer **170** is formed of a material having fixed charges of the same conductive type as the first conductive type.

(32) The solar cell having the above-described structure according to the embodiment of the invention may serve as a double-sided (or bifacial) light receiving solar cell, and an operation of the solar cell is described below.

(33) When light irradiated onto the solar cell is incident on the substrate **110** through the emitter layer **120** and/or the back surface of the substrate **110**, a plurality of electron-hole pairs are generated in the substrate **110** by the light energy. In this instance, because the front surface and the back surface of the substrate **110** are the first textured surface **111** and the second textured surface **113**, respectively, the light reflectance at each of the front surface and the back surface of the substrate **110** may be reduced. Further, because both a light incident operation and a light reflection operation may be performed on each of the first and second textured surfaces **111** and **113** of the substrate **110**, light may be confined in the solar cell. Hence, light absorption may increase, and the efficiency of the solar cell may be improved. In addition, because a reflection loss of the light incident on the substrate **110** may be reduced by the first protective layer **130** and the first anti-reflection layer **140** positioned on the front surface of the substrate **110** and the second protective layer **170** and the second anti-reflection layer **180** positioned on the back surface of the substrate **110**, an amount of light incident on the substrate **110** may further increase.

(34) The electron-hole pairs are separated into electrons and holes by the p-n junction between the substrate **110** and the emitter layer **120**, and the separated holes move to the p-type emitter layer **120** and the separated electrons move to the n-type substrate **110**. The holes moving to the emitter layer **120** move to the first electrodes **150**, and the electrons moving to the substrate **110** move to the second electrodes **190** through the back surface field layer **160**. Accordingly, when the first electrodes **150** of one solar cell are connected to the second electrodes **190** of another solar cell

adjacent to the one solar cell using electric wires such as interconnectors, electric current flows through the solar cells and allows use of the electric current for electric power.

(35) The solar cell having the above-described configuration may be used in a state where the solar cell is positioned between a light transmission front substrate and a light transmission back substrate and is sealed by a protective layer.

(36) A solar cell according to a second embodiment of the invention is described below with reference to FIG. 2.

(37) Since the solar cell according to the second embodiment of the invention is substantially the same as the solar cell according to the first embodiment of the invention except an emitter layer, a further description may be briefly made or may be entirely omitted. Hereinafter, only a configuration of the emitter layer is described.

(38) The emitter layer **120** according to the first embodiment of the invention has a uniform doping concentration throughout the entire area of the emitter layer **120**. Thus, the emitter layer **120** according to the first embodiment of the invention may be easily manufactured through a simple process, but a recombination of carriers of the emitter layer **120** may increase because of a high doping concentration. As a result, an improvement in the efficiency of the solar cell may be limited.

(39) Accordingly, the emitter layer **120** according to the second embodiment of the invention is configured so that the recombination of carriers of the emitter layer **120** is prevented or reduced. More specifically, the emitter layer **120** contacting first electrodes **150** is a heavily doped region, and the emitter layer **120** not contacting the first electrodes **150** is a lightly doped region.

(40) In other words, the emitter layer **120** according to the second embodiment of the invention includes a first doped region **121** corresponding to a lightly doped p-type region and a second doped region **123**, which is more heavily doped than the first doped region **121** with p-type impurities.

(41) The second doped region **123** may be formed at the same location of the substrate **110** as the first electrodes **150**. A width **W4** of the second doped region **123** may be equal to or less than a width **W1** of the first electrode **150** or may be greater than the width **W1** of the first electrode **150**.

(42) The first doped region **121** has a surface resistivity of about 80 Ω/sq to 200 Ω/sq , and the second doped region **123** has a surface resistivity of about 30 Ω/sq to 80 Ω/sq .

(43) Accordingly, the solar cell according to the second embodiment of the invention prevents or reduces the recombination of carriers, and thus the efficiency of the solar cell according to the second embodiment of the invention may be further improved.

(44) A method for manufacturing the solar cell according to the second embodiment of the invention is described below with reference to FIGS. 3 to 7.

(45) A substrate **110** formed of a silicon wafer is generally manufactured by slicing a silicon block or an ingot using a blade or a multi-wire saw.

(46) More specifically, the silicon wafer is prepared and then is doped with impurities of a group V element, for example, phosphorus (P) to manufacture the substrate **110** having resistivity of about 1 $\Omega\cdot\text{cm}$ to 10 $\Omega\cdot\text{cm}$.

(47) When the silicon block or the ingot is sliced, a mechanical damage layer may be formed in the silicon wafer. Thus, a wet etching process for removing the mechanical damage layer is performed, so as to prevent a reduction in characteristics of the solar cell resulting from the mechanical damage layer. An alkaline etchant or an acid etchant may be used in the wet etching process.

(48) After the mechanical damage layer is removed, the wet etching process or a dry plasma etching process is performed to form a first textured surface **111** in the front surface of the substrate **110** and a second textured surface **113** in the back surface of the substrate **110**.

(49) Next, impurities of a group III element are injected into one surface (for example, the first textured surface **111**) of the substrate **110** using an ion implantation method to form an emitter layer **120**.

(50) Because it is easy to control a production amount of ions and an ion velocity moving to the

substrate **110** in the ion implantation method, an amount of ions implanted into the substrate **110** and an ion implantation depth when the substrate **110** is doped with impurities using the ion implantation method are controlled more easily than when the substrate **110** is doped with impurities using a thermal diffusion method.

(51) When the emitter **120** is formed using the ion implantation method, the ion implantation depth may vary depending on an amount of ions produced in a process room, an ion implantation energy, and the like.

(52) In this instance, the ion implantation energy may be about 100 KeV to 3 MeV, and the ion implantation depth based on the ion implantation energy of about 100 KeV to 3 MeV may be about 0.5 μm to 10 μm measured from the surface of the substrate **110**.

(53) When the emitter layer **120** is formed using the ion implantation method, impurities are lightly injected into the entire front surface of the substrate **110** to form a first doped region **121**.

(54) Next, impurities are heavily injected into a portion (for example, an area to form first electrodes **150**) of the front surface of the substrate **110** to form a second doped region **123**.

(55) In this instance, the first doped region **121** has the surface resistivity of about 80 Ω/sq to 200 Ω/sq , and the second doped region **123** has the surface resistivity of about 30 Ω/sq to 80 Ω/sq .

(56) The emitter layer **120** including the first doped region **121** and the second doped region **123** may be formed using the thermal diffusion method in another embodiment of the invention.

(57) Impurities of a group V element are injected into a portion (for example, an area to form second electrodes **190**) of the other surface (for example, the second textured surface **113**) of the substrate **110** to form a back surface field layer **160** having a surface resistivity of about 30 Ω/sq to 80 Ω/sq . Further, the ion implantation method may be used to form the back surface field layer **160** in the same manner as the emitter layer **120**.

(58) Subsequently, a natural oxide layer is removed by etching the substrate **110** using hydrofluoric acid (HF). Further, aluminum oxide (AlO.sub.X) or yttrium oxide (Y.sub.2O.sub.3) is deposited on the front surface and the back surface of the substrate **110** to form a first protective layer **130** and a second protective layer **170**. The first protective layer **130** and the second protective layer **170** may be formed using a plasma enhanced chemical vapor deposition (PECVD) method, a sputtering method, or other methods. In this instance, the first protective layer **130** and the second protective layer **170** are formed so that they have a refractive index of about 1.55 to 1.7 and a thickness of about 5 nm to 30 nm.

(59) When the first protective layer **130** and the second protective layer **170** are formed, a silicon oxide layer having a thickness of about 1 nm to 3 nm may be formed at interfaces between the first protective layer **130** and the substrate **110**, and the second protective layer **170** and the substrate **110**.

(60) After the first protective layer **130** and the second protective layer **170** are formed, silicon nitride (SiN.sub.X) is deposited on a first anti-reflection layer **140** and a second anti-reflection layer **180**. The first anti-reflection layer **140** and the second anti-reflection layer **180** may be formed using the PECVD method, the sputtering method, or other methods.

(61) In this instance, the first anti-reflection layer **140** and the second anti-reflection layer **180** are formed so that they have a refractive index of about 1.9 to 2.3 and a thickness of about 50 nm to 100 nm. The second anti-reflection layer **180** formed on the back surface of the substrate **100** may be thicker than the first anti-reflection layer **140** formed on the front surface of the substrate **100**.

(62) Subsequently, a first conductive paste **151** obtained by mixing a mixture (Ag:Al) of silver (Ag) and aluminum (Al) with a glass frit is printed on the front surface of the substrate **100** with a first electrode pattern, and a second conductive paste **191** obtained by mixing Ag with the glass frit is printed on the back surface of the substrate **100** with a second electrode pattern. A firing process is then performed on the first conductive paste **151** and the second conductive paste **191**.

(63) In the firing process, the material of the protective layers **130** and **170** and the material of the anti-reflection layers **140** and **180** are etched by an etching component contained in the glass frit.

Hence, the first electrodes **150** electrically and physically connected to the second doped region **123** of the emitter layer **120** are formed, and the second electrodes **190** electrically and physically connected to the back surface field layer **160** are formed.

(64) Alternatively, the first electrodes **150** and the second electrodes **190** may be formed using a plating process.

(65) A portion of the surface of the substrate **110** to form the first electrodes **150** and the second electrodes **190** has to be exposed so as to form the first electrodes **150** and the second electrodes **190** using the plating process. Thus, the same portion between the first protective layer **130** and the first anti-reflection layer **140** and the same portion between the second protective layer **170** and the second anti-reflection layer **180** may be removed using a dry etching process to form the first electrodes **150** and the second electrodes **190** on the removed portions of the surface of the substrate **110**.

(66) When the first electrodes **150** and the second electrodes **190** are formed, a metal seed layer may be formed on the exposed portions of the surface of the substrate **110** and then a conductive layer or a diffusion prevention layer and a conductive layer may be formed on the metal seed layer.

(67) In embodiments of the invention, reference to fixed charges includes oxide fixed charges.

(68) Although embodiments have been described with reference to a number of illustrative embodiments thereof, it should be understood that numerous other modifications and embodiments can be devised by those skilled in the art that will fall within the scope of the principles of this disclosure. More particularly, various variations and modifications are possible in the component parts and/or arrangements of the subject combination arrangement within the scope of the disclosure, the drawings and the appended claims. In addition to variations and modifications in the component parts and/or arrangements, alternative uses will also be apparent to those skilled in the art.

Claims

1. A bifacial solar cell comprising: an n-type substrate, the n-type substrate having a front surface and a back surface; a p-type emitter layer positioned at the front surface of the n-type substrate and forming a p-n junction along with the n-type substrate; a first protective layer positioned on the emitter layer; a first anti-reflection layer positioned on the first protective layer; a second protective layer positioned on the back surface of the n-type substrate; a second anti-reflection layer positioned on a back surface of the second protective layer, a first silicon oxide layer positioned between the first protective layer and the emitter layer, and a second silicon oxide layer positioned between the second protective layer and the back surface of the n-type substrate, wherein the first protective layer and the second protective layer are formed of aluminum oxide.
2. The bifacial solar cell of claim 1, further comprising: a plurality of back surface field layers partially positioned at the back surface of the n-type substrate.
3. The bifacial solar cell of claim 2, wherein each of the plurality of back surface field layers is an n-type region that is more heavily doped than the n-type substrate.
4. The bifacial solar cell of claim 2, wherein the second protective layer and the plurality of back surface field layers are not overlapping each other.
5. The bifacial solar cell of claim 2, further comprising: a plurality of first electrodes partially positioned on the p-type emitter layer and electrically connected to the p-type emitter layer; and a plurality of second electrodes positioned on the plurality of back surface field layers and electrically connected to the plurality of back surface field layers.
6. The bifacial solar cell of claim 5, wherein a width of a back surface field layer of the plurality of back surface field layers is equal to or less than a width of a second electrode of the plurality of second electrodes.
7. The bifacial solar cell of claim 5, wherein lower surfaces of the plurality of first electrodes

entirely and directly contact the p-type emitter layer.

8. The bifacial solar cell of claim 5, wherein the plurality of first electrodes are formed of different compositions from the plurality of second electrodes.

9. The bifacial solar cell of claim 5, wherein the plurality of first electrodes are formed of a first conductive paste including a glass frit and a mixture (Ag:Al) of silver (Ag) and aluminum (Al), and the plurality of second electrodes are formed of a second conductive paste including a glass frit and silver (Ag), and wherein each of the plurality of second electrodes protrudes through a hole in the second protective layer.

10. The bifacial solar cell of claim 5, wherein the first protective layer and the second protective layer have a same thickness.

11. The bifacial solar cell of claim 1, wherein the first silicon oxide layer has a thickness of about 1 nm to 3 nm; and/or the second silicon oxide layer has a thickness of about 1 nm to 3 nm.

12. The bifacial solar cell of claim 5, wherein the plurality of first electrodes are parallel to each other and collect carriers moving to the p-type emitter layer, and the plurality of second electrodes are parallel to each other and collect carriers moving to the n-type substrate.

13. The bifacial solar cell of claim 1, wherein the p-type emitter layer includes a first doped region, which is doped with impurities of the p-type, and a second doped region, which is more heavily doped than the first doped region with impurities of the p-type.

14. The bifacial solar cell of claim 13, wherein the second doped region is formed at the same location of the substrate as the plurality of first electrodes.

15. The bifacial solar cell of claim 13, wherein the first doped region has a surface resistivity of about 80 Ω/sq to 200 Ω/sq , and the second doped region has a surface resistivity of about 30 Ω/sq to 80 Ω/sq .

16. The bifacial solar cell of claim 1, wherein the first anti-reflection layer contains silicon nitride.

17. The bifacial solar cell of claim 1, wherein the first protective layer contains negative fixed charges, and the first anti-reflection layer and the second anti-reflection layer contain positive fixed charges.

18. The bifacial solar cell of claim 1, wherein the first protective layer has a refractive index of about 1.55 to 1.7 and a thickness of about 5 nm to 30 nm, and the first anti-reflection layer and the second anti-reflection layer have a refractive index of about 1.9 to 2.3 and a thickness of about 50 nm to 100 nm.

19. A bifacial solar cell comprising: an n-type substrate, the n-type substrate having a front surface and a back surface; a p-type emitter layer positioned at the front surface of the n-type substrate and forming a p-n junction along with the n-type substrate; a first protective layer positioned on the emitter layer; a first anti-reflection layer positioned on the first protective layer; a second protective layer positioned on the back surface of the n-type substrate; a second anti-reflection layer positioned on a back surface of the second protective layer, a first silicon oxide layer positioned between the first protective layer and the emitter layer, and a second silicon oxide layer positioned between the second protective layer and the back surface of the n-type substrate, wherein the second protective layer is formed of aluminum oxide.
