

US Patent & Trademark Office

Patent Public Search | Text View

United States Patent	12412015
Kind Code	B2
Date of Patent	September 09, 2025
Inventor(s)	Tadakuma; Toshiya

Simulation model and simulation method

Abstract

An object of the present disclosure is to accurately simulate the operation of a CSTBT. The simulation model of a CSTBT includes a MOSFET, a diode whose cathode is connected to the drain of the MOSFET, capacitance C.sub.GE connected between a source and a gate of the MOSFET, capacitance C.sub.CG connected between a gate of the MOSFET and an anode of the diode, capacitance C.sub.CE connected between a source of the MOSFET and the anode of the diode, capacitance C.sub.DG connected between the drain and the gate of the MOSFET, and a behavioral power source V.sub.DG connected in series to the capacitance C.sub.DG between the drain and the gate of the MOSFET. The behavioral power source V.sub.DG performs a switching operation when gate-emitter voltage V.sub.GE of the CSTBT reaches a predetermined threshold value.

Inventors:	Tadakuma; Toshiya (Tokyo, JP)
Applicant:	Mitsubishi Electric Corporation (Tokyo, JP)
Family ID:	82116177
Assignee:	Mitsubishi Electric Corporation (Tokyo, JP)
Appl. No.:	17/506974
Filed:	October 21, 2021

Prior Publication Data

Document Identifier	Publication Date
US 20220222410 A1	Jul. 14, 2022

Foreign Application Priority Data

JP	2021-004182	Jan. 14, 2021
----	-------------	---------------

Publication Classification

Int. Cl.: G06F30/367 (20200101); G06F119/06 (20200101); H03K17/567 (20060101); H03K17/687 (20060101); H10D12/00 (20250101)

U.S. Cl.:

CPC G06F30/367 (20200101); H03K17/567 (20130101); H03K17/687 (20130101); H10D12/481 (20250101); G06F2119/06 (20200101)

Field of Classification Search

CPC: G06F (30/367); G06F (2119/06); H10D (12/481)

USPC: 716/111

References Cited

U.S. PATENT DOCUMENTS

Patent No.	Issued Date	Patentee Name	U.S. Cl.	CPC
2005/0263853	12/2004	Tomomatsu	257/E29.066	H10D 12/038
2009/0014754	12/2008	Yoshikawa	257/E29.198	H10D 12/038
2017/0213908	12/2016	Fursin	N/A	H10D 62/106
2019/0312113	12/2018	Chen	N/A	H02M 7/003
2020/0158774	12/2019	Nakatani et al.	N/A	N/A
2020/0303507	12/2019	Yilmaz	N/A	H10D 64/117

FOREIGN PATENT DOCUMENTS

Patent No.	Application Date	Country	CPC
0 837 508	12/1997	EP	N/A
2010-057268	12/2009	JP	N/A
2020-088080	12/2019	JP	N/A

OTHER PUBLICATIONS

An Office Action; mailed by the China National Intellectual Property Administration of the People's Republic of China on Apr. 29, 2025, which corresponds to Chinese Patent Application No. 202210017151.2 and is related to U.S. Appl. No. 17/506,974. cited by applicant

Primary Examiner: Chiang; Jack

Assistant Examiner: Parihar; Suchin

Attorney, Agent or Firm: Studebaker Brackett PLLC

Background/Summary

BACKGROUND OF THE INVENTION

Field of the Invention

(1) The present disclosure relates to a simulation of Carrier Stored Trench Bipolar Transistor (CSTBT).

Description of the Background Art

(2) Generally, in the development of a power electronics device such as an inverter, a circuit configuration is first subject to simulation analysis and then to verification by trial production evaluation.

(3) For the above simulation analysis, for example, a circuit simulation using a Simulation Program with Integrated Circuit Emphasis (SPICE) model is used.

(4) The SPICE model is a model in which the electrical characteristics of a power semiconductor device such as a diode, a metal-oxide-semiconductor field-effect transistor (that is, a MOSFET), an insulated gate bipolar transistor (that is, an IGBT) are simulated and calculated.

(5) For the accurate simulation of the electrical characteristics, the physical parameters of the device model are required to be extracted. Therefore, advanced knowledge of semiconductor physics is required.

(6) However, in general, circuit designers are often not so much required to have knowledge about semiconductor physics, accordingly, a method that makes the extraction of physical parameters with high accuracy possible even without knowledge of semiconductor physics is required. As a method for solving such a problem, for example, a method described in Japanese Patent Application Laid-Open No. 2020-88080 is known.

(7) The behavioral modeling of the IGBT described in Japanese Patent Application Laid-Open No. 2020-88080 does not reflect the Carrier Store (CS) layer; therefore, there is a problem that the operation of the CSTBT having the CS layer cannot be accurately expressed.

SUMMARY

(8) The object of the technique of the present disclosure is to accurately simulate the operation of a CSTBT.

(9) A simulation model of the present disclosure is a simulation model for simulation evaluating characteristics of a CSTBT being a trench gate type IGBT having a carrier storage layer. The simulation model of the present disclosure includes a MOSFET, a diode, capacitance C.sub.GE, capacitance C.sub.CG, capacitance C.sub.CE, capacitance C.sub.DG, and a behavioral power supply V.sub.DG. The cathode of the diode is connected to the drain of the MOSFET. The capacitance C.sub.GE is connected between the source and the gate of the MOSFET and representing gate-emitter capacitance of the CSTBT. The capacitance C.sub.CG is connected between the gate of the MOSFET and the anode of the diode and representing gate-collector capacitance of the CSTBT. The capacitance C.sub.CE is connected between the source of the MOSFET and the anode of the diode and representing collector-emitter capacitance of the CSTBT. The capacitance C.sub.DG is connected between the drain and the gate of the MOSFET and representing drain-gate capacitance of the CSTBT. The behavioral power source V.sub.DG is connected in series to the capacitance C.sub.DG between the drain and the gate of the MOSFET and representing a drain-gate voltage of the CSTBT. The behavioral power source V.sub.DG performs a switching operation when gate-emitter voltage V.sub.GE of the CSTBT reaches a predetermined threshold value.

(10) According to the simulation model of the present disclosure, the behavior of the CSTBT is simulated with high accuracy, in which the gate-emitter voltage V.sub.GE of the CSTBT sharply increases due to the switching of the behavioral power supply V.sub.DG, causing the MOSFET

channel to expand immediately and the current to start flowing sharply.

(11) These and other objects, features, aspects and advantages of the present invention will become more apparent from the following detailed description of the present invention when taken in conjunction with the accompanying drawings.

Description

BRIEF DESCRIPTION OF THE DRAWINGS

- (1) FIG. 1 is a cross-sectional view illustrating a vertical structure of a CSTBT;
- (2) FIG. 2 is a diagram illustrating a simulation circuit of the CSTBT according to Embodiment 1;
- (3) FIG. 3 is a diagram illustrating a simulation circuit of a drive circuit of the CSTBT;
- (4) FIG. 4 is a diagram illustrating a simulation circuit of a test circuit of the CSTBT at a high frequency;
- (5) FIG. 5 is a graph illustrating the actual waveforms of $V_{sub,CE}$ and $I_{sub,C}$ in the turn-on operation of the CSTBT;
- (6) FIG. 6 is a graph illustrating the actual waveforms of $V_{sub,GE}$ and $I_{sub,G}$ in the turn-on operation of the CSTBT;
- (7) FIG. 7 is a graph illustrating the simulation waveforms of $V_{sub,CE}$ and $I_{sub,C}$ in the turn-on operation of the CSTBT using the simulation circuit of FIG. 2;
- (8) FIG. 8 is a graph illustrating the simulation waveforms of $V_{sub,GE}$ and $I_{sub,G}$ in the turn-on operation of the CSTBT using the simulation circuit of FIG. 2;
- (9) FIG. 9 is a diagram illustrating a simulation circuit of a CSTBT according to Embodiment 2;
- (10) FIG. 10 is a graph illustrating the $V_{sub,CG}$ dependence of $C_{sub,CG}$;
- (11) FIG. 11 is a graph illustrating $C_{sub,CG}$ fitting;
- (12) FIG. 12 is a graph illustrating the simulation waveforms of $V_{sub,CE}$ and $I_{sub,C}$ in the turn-on operation of the CSTBT using the simulation circuit of FIG. 9;
- (13) FIG. 13 is a graph illustrating the simulation waveforms of $V_{sub,GE}$ and $I_{sub,G}$ in the turn-on operation of the CSTBT using the simulation circuit of FIG. 9;
- (14) FIG. 14 is a diagram illustrating a simulation circuit of a CSTBT according to Embodiment 3;
- (15) FIG. 15 is a diagram illustrating a circuit for calculating the current of a behavioral current source in the simulation circuit of FIG. 14;
- (16) FIG. 16 is a diagram illustrating a simulation circuit of a CSTBT according to Embodiment 4;
- (17) FIG. 17 is a diagram illustrating a simulation circuit of a 6in1 module having the CSTBT;
- (18) FIG. 18 is a diagram illustrating a simulation circuit of a conduction noise evaluation system using the simulation circuit of the 6in1 module illustrating in FIG. 17; and
- (19) FIG. 19 is a diagram illustrating an analysis result of conduction noise by the simulation circuit of FIG. 18.

DESCRIPTION OF THE PREFERRED EMBODIMENTS

A. Embodiment 1

(20) <A-1. Configuration>

(21) FIG. 1 is a cross-sectional view illustrating a vertical structure of a CSTBT 12. As illustrated in FIG. 1, the CSTBT 12 includes an emitter electrode 1, a collector electrode 2, a gate electrode 3, a P⁺ layer 4, an N⁺ emitter layer 5, a channel-doped layer 6, a carrier store layer (CS layer) 7, an N⁻ drift layer 8, an N⁺ buffer layer 9, a P⁺ collector layer 10, and a gate oxide film 11. The CS layer 7, the channel-doped layer 6, the N⁺ emitter layer 5, and the P⁺ layer 4 are laminated in this order on a first main surface of the N⁻ drift layer 8. Trenches are formed that extend through the N⁺ emitter layer 5, the channel-doped layer 6, and the CS layer 7 and reaches the N⁻ drift layer 8, and in the trenches, the gate electrodes 3 and the gate oxide films 11 formed to cover the gate electrodes 3 are formed. The emitter electrode 1 is formed on the P⁺ layer 4 and the N⁺ emitter

layer 5. The N+ buffer layer **9**, the P+ collector layer **10**, and the collector electrode **2** are formed in this order on a second main surface opposite to the first main surface of the N- drift layer **8**.

(22) FIG. 2 illustrates a simulation model **101** of the CSTBT **12** of Embodiment 1. The simulation model **101** is an equivalent circuit of the CSTBT **12** and is used for the simulation of the CSTBT **12**. The simulation model is, for example, input into a computer and further displayed in a simulator.

(23) Main elements of the simulation model **101** of the CSTBT **12** are a MOSFET **21** and a diode **22**. The MOSFET **21** is composed of the N+ emitter layer **5**, the channel-doped layer **6**, the CS layer **7**, the gate oxide film **11**, and the gate electrode **3** of the CSTBT **12**. The diode **22** is composed of the N- drift layer **8**, the N+ buffer layer **9**, and the P+ collector layer **10** of the CSTBT **12**.

(24) The gate of MOSFET **21** corresponds to the gate of the CSTBT **12**, and the emitter of MOSFET **21** corresponds to the emitter of the CSTBT **12**. The cathode of the diode **22** is connected to the drain of the MOSFET **21**. The anode of diode **22** corresponds to the collector of the CSTBT **12**.

(25) The gate-emitter capacitance C.sub.GE of the CSTBT **12** is connected between the gate and emitter of the MOSFET **21**.

(26) The behavioral power source V.sub.DG and the drain-gate capacitance C.sub.DG of the CSTBT **12** are connected in series between the drain and gate of MOSFET **21**. The behavioral power source V.sub.DG is a behavioral power source having a function of switching with an arbitrary voltage as a threshold value. For example, when the gate-emitter voltage V.sub.GE reaches the threshold voltage V.sub.th of the CSTBT **12**, the behavioral power source V.sub.DG performs switching. Or, when the gate-emitter voltage V.sub.GE falls below the threshold voltage V.sub.th of the CSTBT **12**, the behavioral power source V.sub.DG performs switching. It should be noted that, the behavioral power source V.sub.DG does not have to perform switching. The behavioral power source V.sub.DG can take a positive, negative, or 0 value with respect to the gate potential.

(27) The drain-gate capacitance C.sub.DG is formed by CS layer **7** of the CSTBT **12**. Although any value may be entered for the drain-gate capacitance C.sub.DG, the design value is applied, for example.

(28) The gate-collector capacitance C.sub.CG of the CSTBT **12** is connected between the gate of the MOSFET **21** and the anode of the diode **22**.

(29) The collector-emitter capacitance C.sub.CE of the CSTBT **12** is connected between the source of the MOSFET **21** and the anode of the diode **22**.

(30) FIG. 3 is a diagram illustrating a simulation model of a drive circuit **30** of the CSTBT **12**. The drive circuit **30** is a gate drive circuit that applies a gate voltage to the gate terminal of the CSTBT **12**, in other words, the MOSFET **21**. The simulation model of the drive circuit **30** illustrated in FIG. 3 is an equivalent circuit of the drive circuit **30**, and the configuration thereof includes an optocoupler **31**, PNP transistors **32a**, **32b**, NPN transistors **33a**, **33b**, a MOSFET **34**, diodes **35a**, **35b**, resistors **36a**, **36b**, **36c**, and a power source **37**.

(31) The optocoupler **31** receives an input signal. The output of the optocoupler **31** is input to the bases of the PNP transistor **32a** and the NPN transistor **33a**. The emitter of the PNP transistor **32a** and the emitter of the NPN transistor **33a** are connected to the gate of the MOSFET **34**. The collector of the NPN transistor **33a** is connected to the power supply potential of the power source **37**. The drain of the MOSFET **34** is connected to the power supply potential via the resistor **36c** and is connected to the bases of the PNP transistor **32b** and the NPN transistor **33b**. The source of MOSFET **34** is connected to the reference potential.

(32) The collector of the NPN transistor **33b** is connected to the power supply potential, and the collector of the PNP transistor **32b** is connected to the reference potential. The emitters of the PNP transistor **32b** and the NPN transistor **33b** are connected to the anode of the diode **35a** and the

cathode of the diode **35b**, respectively. The cathode of the diode **35a** is connected to the resistor **36a**. The anode of the diode **35a** is connected to the resistor **36b**. Of both sides of the resistors **36a** and **36b**, the side opposite the side on which the diodes **35a** and **35b** are respectively connected is connected to the output terminal.

(33) FIG. 4 is a diagram illustrating a simulation model **80** of a test circuit of the CSTBT **12**. The simulation model **80** is an equivalent circuit of the test circuit of the CSTBT **12** at a high frequency. The simulation model **80** includes a substrate **50** to which the CSTBT **12** and the freewheeling diode **57** are die-bonded, the drive circuit **30**, an inductive load **60**, and a power supply circuit **70**. The substrate **50** is represented by the freewheeling diode **57**, an inductance **51** and an inductance **52** connected to the cathode and anode of the freewheeling diode **57**, respectively, an inductance **53** connected to the inductance **52**, the CSTBT **12** whose collector is connected to the inductance **53**, and an inductance **55** and an inductance **54** connected to the gate and emitter of CSTBT **12**, respectively. The inductance **54** is connected between the emitter of CSTBT **12** and the reference potential.

(34) One output terminal of the drive circuit **30** is connected to the inductance **55** via an inductance **41**, and the other output terminal is connected to the reference potential via an inductance **42**. In FIG. 4, the simulation model **101** illustrated in FIG. 2 is applied to CSTBT **12**.

(35) The inductance **51** is connected between a first terminal T1 and the freewheeling diode **57** of the substrate **50**. The inductance **52** is connected between a second terminal T2 and the freewheeling diode **57** of the substrate **50**. A third terminal T3 of the substrate **50** is connected to the reference potential.

(36) The inductive load **60** is connected between the first terminal T1 and the second terminal T2 of the substrate **50**, and the power supply circuit **70** is connected between the first terminal T1 and the third terminal T3. The inductive load **60** is represented by a parallel connection of a series connection of a resistor **64**, an inductance **62** and a capacitance **66**, an inductance **61**, a resistor **63** and a capacitance **65**. The power supply circuit **70** is represented by an inductance **71**, an electric field capacitor **72** and a resistor **73**.

(37) <A-2. Operation>

(38) Representative examples of double pulse test results are illustrated in FIGS. 5 and 6. FIG. 5 illustrates measured values of the $V_{sub,CE}$ and $I_{sub,C}$ in the CSTBT **12**. FIG. 6 illustrates measured values of the $V_{sub,GE}$ and $I_{sub,G}$ in the CSTBT **12**. In FIGS. 5 and 6, the horizontal axis represents time [μs]. In FIG. 5, the vertical axes represent $I_{sub,C}$ [A] and $V_{sub,CE}$ [V], and in FIG. 6, the vertical axes represent $I_{sub,G}$ [A] and $V_{sub,GE}$ [V]. As illustrated in FIG. 5, $I_{sub,G}$ of 15 [A] is flowing when $V_{sub,CE}$ of 300 [V] is applied. As illustrated in FIG. 6, when the $V_{sub,GE}$ reaches an arbitrary voltage, the $V_{sub,GE}$ sharply increases due to the switching of the $V_{sub,DG}$, so that the MOSFET channel immediately expands and the current starts to flow sharply.

(39) FIGS. 7 and 8 illustrate the simulation results of the double pulse test using the simulation model **80** of FIG. 4. The horizontal and vertical axes of FIG. 7 are the same as the horizontal and vertical axes of FIG. 5, and the horizontal and vertical axes of FIG. 8 are the same as the horizontal and vertical axes of FIG. 6. In FIGS. 7 and 8, the broken lines indicate the simulation result, and the solid lines indicate the measured values illustrated in FIGS. 5 and 6. From FIGS. 7 and 8, it can be seen that the simulation model **101** of FIG. 2 simulates the behaviors of the $V_{sub,CE}$, $I_{sub,C}$, $V_{sub,GE}$, and $I_{sub,G}$ in the CSTBT **12** with high accuracy.

(40) <A-3. Effect>

(41) The simulation model **101** of the CSTBT **12** of Embodiment 1 includes the MOSFET **21**, the diode **22** whose cathode is connected to the drain of the MOSFET **21**, the capacitance $C_{sub,GE}$ connected between the source and gate of the MOSFET **21** and representing the gate-emitter capacitance of the CSTBT **12**, the capacitance $C_{sub,CG}$ connected between the gate of the MOSFET **21** and the anode of the diode **22** and representing the gate-collector capacitance of the

CSTBT **12**, the capacitance C.sub.CE connected between the source of the MOSFET **21** and the anode of the diode **22** and representing the collector-emitter capacitance of the CSTBT **12**, the capacitance C.sub.DG connected between the drain and gate of the MOSFET **21** and representing the drain-gate capacitance of the CSTBT **12**, and the behavioral power source V.sub.DG connected in series to the capacitance C.sub.DG between the drain and gate of the MOSFET **21** and representing the drain-gate voltage of the CSTBT **12**.

(42) Then, the behavioral power source V.sub.DG performs a switching operation when the gate-emitter voltage V.sub.GE of the CSTBT **12** reaches a predetermined threshold value. Therefore, according to the simulation model **101**, the behavior of the CSTBT **12** is simulated with high accuracy, in which the gate-emitter voltage V.sub.GE of the CSTBT **12** sharply increases due to the switching of the behavioral power supply V.sub.DG, causing the MOSFET channel to expand immediately and the current to start flowing sharply.

(43) Also, the simulation model **101** may include a gate drive circuit that applies a voltage to the gate of the MOSFET **21**. This allows simulating the gate voltage and the gate current of the CSTBT **12** with high accuracy.

B. Embodiment 2

(44) <B-1. Configuration>

(45) FIG. **9** is a diagram illustrating a simulation model **102** of the CSTBT **12** of Embodiment 2. In the simulation model **102** of the CSTBT **12**, a variable capacitance that changes depending on the gate-collector voltage V.sub.CG, is applied to the gate-collector capacitance C.sub.CG of the CSTBT **12** in the simulation model **101** described in Embodiment 1, and except for that regard, the configuration is the same as the simulation model **101**.

(46) FIG. **10** illustrates the actual measurement results of the gate-collector capacitance C.sub.CG of the CSTBT **12**. The horizontal axis of FIG. **10** represents the gate-collector voltage V.sub.CG [V], and the vertical axis represents the gate-collector capacitance C.sub.CG [F]. As illustrated in FIG. **10**, the gate-collector capacitance C.sub.CG varies depending on the gate-collector voltage V.sub.CG. In order to reflect this phenomenon, the simulation model **102** in FIG. **9** represents the gate-collector capacitance C.sub.CG by the following formula with the gate-collector voltage V.sub.CG as a variable. Note that Ca, Ct, Vt, and Vc are arbitrary fixed values, $y = \arctan(x)$ is the inverse function of $y = \tan(x)$, and π represents the circular constant.

$$C_{\text{sub.CG}} = C_a \cdot \text{Math}.(1 - C_t * 2 / \pi) \cdot \text{Math}.\arctan\{(V_{\text{sub.CG}} - V_t) / V_c\} \quad [\text{Expression 1}]$$

(47) According to Expression 1, the gate-collector capacitance C.sub.CG is fitted to a value close to the measured value as illustrated in FIG. **11**.

(48) <B-2. Operation>

(49) FIGS. **12** and **13** illustrate the simulation results using the simulation model **102** of the CSTBT **12**. That is, simulation of the behaviors of V.sub.CE, I.sub.C, V.sub.GE, and I.sub.G in the CSTBT **12** was performed with the application of the simulation model **102** to the CSTBT **12** in the simulation model **80** of FIG. **4** in the same manner as in Embodiment 1. In FIGS. **12** and **13**, the horizontal axis represents time [μ s]. In FIG. **12**, the vertical axes represent I.sub.C [A] and V.sub.CE [V], and in FIG. **13**, the vertical axes represent I.sub.G [A] and V.sub.GE [V]. In FIGS. **12** and **13**, the broken lines indicate the simulation result, and the solid lines indicate the measured values. From FIGS. **12** and **13**, it can be seen that the simulation model **102** simulates the behaviors of the V.sub.CE, I.sub.C, V.sub.GE, and I.sub.G in the CSTBT **12** with high accuracy.

(50) <B-3. Effect>

(51) In the simulation model **102** of the CSTBT **12** of Embodiment 2, the gate-collector capacitance C.sub.CG of the CSTBT **12** changes depending on the gate-collector voltage V.sub.CG of the CSTBT **12**. Therefore, according to the simulation model **102**, the gate-collector capacitance C.sub.CG that changes depending on the gate-collector voltage V.sub.CG of the CSTBT **12** can be accurately reflected.

(52) Further, in the simulation model **102**, the gate-collector capacitance C.sub.CG of CSTBT **12** is

represented by $C_a(1 - C_t \cdot 2/\pi) \arctan \{(V_{sub.CG} - V_t)/V_c\}$, with C_a , C_t , V_t , and V_c as constants and the gate-collector voltage $V_{sub.CG}$ of the CSTBT 12 as variables. In this manner, according to the simulation model 102, the gate-collector capacitance $C_{sub.CG}$ is represented by a continuous function of the gate-collector voltage $V_{sub.CG}$, so the behaviors of $V_{sub.CE}$, $I_{sub.C}$, $V_{sub.GE}$, and $I_{sub.G}$ can be calculated with high accuracy and stability.

C. Embodiment 3

(53) <C-1. Configuration>

(54) FIG. 14 is a diagram illustrating a simulation model 103 of the CSTBT 12 of Embodiment 3. In the simulation model 103 of the CSTBT 12, the gate-collector capacitance $C_{sub.CG}$ of the CSTBT 12 is represented by a parallel connection of the behavioral current source $I_{sub.1}$ and a resistor $R1$ based on the gate-collector voltage $V_{sub.CG}$, in the simulation model 101 described in Embodiment 1, and except for that regard, the configuration is the same as the simulation model 101. The behavioral current source $I_{sub.1}$ is also referred to as a first behavioral current source.

(55) The current of the behavioral current source $I_{sub.1}$ in the simulation model 103 is calculated using the circuit illustrated in FIG. 15. The circuit illustrated in FIG. 15 is composed of a parallel connection of a series connection of a reference resistor R_{ref} and a reference capacitance C_{ref} , the behavioral voltage source $V_{sub.CG}$ and a behavioral current source $I_{sub.2}$. The behavioral current source $I_{sub.2}$ is also referred to as a second behavioral current source. The current of the behavioral current source $I_{sub.2}$ is represented by the gate-collector capacitance $C_{sub.CG}$, the reference capacitance C_{ref} , and the time derivative of the gate-collector voltage $V_{sub.CG}$. The current $I = \text{func}(V_{sub.CG})$ flowing through the behavioral voltage source $V_{sub.CG}$ of the circuit illustrated in FIG. 15 corresponds to the current of the behavioral current source $I_{sub.1}$ in the simulation model 103 of the CSTBT 12.

(56) <C-2. Effect>

(57) In the simulation model 103 of the CSTBT 12 of Embodiment 3, the gate-collector capacitance $C_{sub.CG}$ of the CSTBT 12 is represented by a parallel connection of the behavioral current source $I_{sub.1}$ being the first behavioral current source and the resistor $R1$, and, in the circuit composed of the series connection of the reference resistor R_{ref} and the reference capacitance C_{ref} , the behavioral current source $I_{sub.2}$ being the second behavioral current source connected to both ends of the series connection, and the behavioral voltage source $V_{sub.CG}$ representing the gate-collector voltage of the CSTBT 12 connected to both ends of the series connection, the current flowing through the second behavioral current source $I_{sub.2}$ is represented by the gate-collector capacitance $C_{sub.CG}$, the reference capacitance C_{ref} , and the time derivative of the gate-collector voltage $V_{sub.CG}$ of the CSTBT 12, and the current flowing through the behavioral voltage source $V_{sub.CG}$ corresponds to the current of the behavioral current source $I_{sub.1}$.

(58) According to the simulation model 103, the gate-collector capacitance $C_{sub.CG}$ can be calculated as a function of the gate-collector voltage $V_{sub.CG}$ as a variable with the gate-collector capacitance $C_{sub.CG}$ of the CSTBT 12 as a voltage variable capacitor. In addition, the gate-collector voltage $V_{sub.CG}$ is applied to the reference resistor R_{ref} and the reference capacitance C_{ref} instead of the behavioral current source $I_{sub.2}$; therefore, the calculation can be stabilized.

D. Embodiment 4

(59) <D-1. Configuration>

(60) FIG. 16 is a diagram illustrating a simulation model 104 of the CSTBT 12 of Embodiment 4. The simulation model 104 of the CSTBT 12 is represented by the collector-emitter capacitance $C_{sub.CE}$ and the gate-emitter capacitance $C_{sub.GE}$ as variable capacitances with the voltage applied to each component as variables in the simulation model 102 described in Embodiment 2.

(61) The collector-emitter capacitance $C_{sub.CE}$ is represented by the following expression with C_a , C_t , V_t , and V_c as arbitrary fixed values and $V_{sub.CE}$ as a variable.

$$C_{sub.CE} = C_a \cdot \text{Math}.(1 - C_t \cdot 2/\pi) \cdot \text{Math}.\arctan\{(V_{sub.CE} - V_t)/V_c\} \quad [\text{Expression 2}]$$

(62) The gate-emitter capacitance $C_{sub,GE}$ is represented by the following expression with C_a , C_t , V_t , and V_c as arbitrary fixed values and $V_{sub,GE}$ as a variable.

$$C_{sub,GE} = C_a \cdot \text{Math}.(1 - C_t * 2 / \pi) \cdot \text{Math}.\text{arc tan}\{(V_{sub,GE} - V_t) / V_c\} \quad [\text{Expression 3}]$$

(63) In FIG. **16**, although both the collector-emitter capacitance $C_{sub,CE}$ and the gate-emitter capacitance $C_{sub,GE}$ are represented as variable capacitances, only one of them may be represented as a variable capacitance.

(64) <D-2. Effect>

(65) In the simulation model **104** of the CSTBT **12** of Embodiment 4, the collector-emitter capacitance $C_{sub,CE}$ of the CSTBT **12** may change depending on the collector-emitter voltage $V_{sub,CE}$ of the CSTBT **12**. Further, the gate-emitter capacitance $C_{sub,GE}$ of the CSTBT **12** may change depending on the gate-emitter voltage $V_{sub,GE}$ of the CSTBT **12**. With such a configuration, according to the simulation model **104** of the CSTBT **12**, the stable representation of the $V_{sub,GE}$ dependence of $C_{sub,GE}$ or the $V_{sub,CE}$ dependence of $C_{sub,CE}$ is ensured.

E. Embodiment 5

(66) <E-1. Configuration>

(67) FIG. **17** illustrates a simulation model **105** of a semiconductor module of Embodiment 5. The semiconductor module represented by the simulation model **105** is a 6in1 module to which the CSTBT **12** is applied. That is, the 6in1 module has six pairs consisting of the CSTBT **12** and the freewheeling diode **57** connected in antiparallel to the CSTBT **12**. To the CSTBT **12** in the simulation model **105**, the simulation model **101** to **104** of the CSTBT **12** in any one of Embodiments 1 to 4 is applied.

(68) <E-2. Effect>

(69) The simulation model **105** of the semiconductor module of Embodiment 5 is a simulation model of a 6in1 having the CSTBT **12**, and any simulation model **101** to **104** of any of Embodiment 1 to 4 is applied to the CSTBT **12** of the 6in1 module. Therefore, according to the simulation model **105**, the behavior of the CSTBT **12** can be represented as the 6in1 module.

F. Embodiment 6

(70) <F-1. Configuration>

(71) FIG. **18** illustrates a simulation model **106** of the conduction noise evaluation system of Embodiment 6. As illustrated in FIG. **18**, the simulation model **106** includes a power supply circuit model **82**, an LISN model **83**, a first cable model **84**, a rectifier model **85**, a 6in1 module simulation model **105**, a second cable model **86**, and a motor model **87**.

(72) The power supply circuit model **82** is, for example, a simulation model of a three-phase power supply circuit. The LISN model **83** is a simulation model of the LISN, and is provided in the following stage of the power supply circuit model **82**. The first cable model **84** is, for example, a simulation model of a three-phase four-wire cable, and is provided in the following stage of the LISN model **83**. The rectifier model **85** is a simulation model of a rectifier and a smoothing capacitor, and is provided in the following stage of the first cable model **84**. The simulation model **105** is a simulation model of the 6in1 module described in Embodiment 5, and is provided in the following stage of the rectifier model **85**. The second cable model **86** is, for example, a simulation model of a three-phase four-wire cable, and is provided in the following stage of the simulation model **105**. The motor model **87** is a simulation model of a motor, and is provided in the following stage of the second cable model **86**.

(73) Conductive noise can be detected at the output terminal of the LISN by performing analysis with Transient using the simulation model **106** illustrated in FIG. **18**. In addition, the profile of conduction noise is output by performing frequency transformation such as Discrete Fourier Transform (DFT), Fast Fourier Transform (FFT), or wavelet transformation on at least a part of the detected conduction noise.

(74) <F-2. Operation>

(75) According to the simulation model **106**, analysis of conduction noise (noise terminal voltage)

or common mode current in accordance with the characteristics of the CSTBT 12 incorporated in a Dual-In-Line Package Intelligent Power Module (DIIPM) such as 6in1 module can be performed. Then, according to the simulation model 106, identification of the dominant part of the frequency domain determined as noise can be performed by analyzing the current in the common mode or the differential mode using the power device as the signal source.

(76) FIG. 19 illustrates the results of simulating the conduction noise in the simulation model 106 for a plurality of cases in which the concentrations of the CS layer 7 of the CSTBT 12 are different.

(77) <F-3. Effect>

(78) The simulation model 106 of the conduction noise evaluation system of Embodiment 6 includes the power supply circuit model 82 being a simulation model of a power supply circuit, the LISN model 83 provided in the following stage of the power supply circuit model 82 and being a simulation model of an LISN, the first cable model 84 provided in the following stage of the LISN model 83 and being a simulation model of a cable, the rectifier model 85 provided in the following stage of the first cable model 84 and being a simulation model of a rectifier and a smoothing capacitor, the simulation model 105 provided in the following stage of the rectifier model 85, the second cable model 86 provided in the following stage of the simulation model 105 and being a simulation model of a cable, and the motor model 87 being a simulation model of a motor, and provided in the following stage of the second cable model 86. Therefore, according to the simulation model 106, evaluation of the conduction noise in accordance with the characteristics of the CSTBT 12 can be performed.

(79) The embodiments can be combined, appropriately modified or omitted, without departing from the scope of the invention.

(80) While the invention has been shown and described in detail, the foregoing description is in all aspects illustrative and not restrictive. It is therefore understood that numerous modifications and variations can be devised without departing from the scope of the invention.

Claims

1. A simulation model for simulation evaluating characteristics of a CSTBT being a trench gate type IGBT having a carrier storage layer, the simulation model comprising: a MOSFET; a diode whose cathode is connected to a drain of the MOSFET; capacitance C.sub.GE connected between a source and a gate of the MOSFET and representing gate-emitter capacitance of the CSTBT; capacitance C.sub.CG connected between a gate of the MOSFET and an anode of the diode and representing gate-collector capacitance of the CSTBT; capacitance C.sub.CE connected between a source of the MOSFET and the anode of the diode and representing collector-emitter capacitance of the CSTBT; capacitance C.sub.DG connected between the drain and the gate of the MOSFET and representing drain-gate capacitance of the CSTBT; and a behavioral power source V.sub.DG connected in series to the capacitance C.sub.DG between the drain and the gate of the MOSFET and representing drain-gate voltage of the CSTBT, wherein the behavioral power source V.sub.DG performs a switching operation when a voltage is applied to the gate of the MOSFET and gate-emitter voltage V.sub.GE of the CSTBT reaches a predetermined threshold value.
2. The simulation model according to claim 1, wherein the capacitance C.sub.CG varies depending on the gate-collector voltage V.sub.CG of the CSTBT.
3. The simulation model according to claim 2, wherein the capacitance CG is represented by $C_a(1 - C_t \cdot 2/\pi) \arctan \{(V_{\text{sub.CG}} - V_t)/V_c\}$, with C_a , C_t , V_t , and V_c as constants and the gate-collector voltage V.sub.CG of the CSTBT as variables.
4. The simulation model according to claim 1, wherein the capacitance C.sub.CG is represented by a parallel connection of a first behavioral current source and a resistor, and, in a circuit composed of a series connection of a reference resistor and a reference capacitance, a second behavioral current source connected to both ends of the series connection, and a behavioral voltage source

representing the gate-collector voltage $V_{sub.CG}$ of the CSTBT connected to both ends of the series connection, a current flowing through the second behavioral current source is represented by time derivative of the capacitance $C_{sub.CG}$, the reference capacitance, and the gate-collector voltage $V_{sub.CG}$ of the CSTBT, and a current flowing through the behavioral voltage source corresponds to a current of the first behavioral current source.

5. The simulation model according to claim 1, wherein the capacitance $C_{sub.CE}$ varies depending on a collector-emitter voltage $V_{sub.CE}$ of the CSTBT.

6. The simulation model according to claim 1, wherein the capacitance $C_{sub.GE}$ varies depending on the gate-emitter voltage $V_{sub.GE}$ of the CSTBT.

7. A simulation model of a 6in1 module having the CSTBT, wherein the simulation model according to claim 1 is applied to the CSTBT of the 6in1 module.

8. The simulation model according to claim 1, further comprising a gate drive circuit that applies a voltage to the gate of the MOSFET.

9. The simulation model comprising: a power supply circuit model being a simulation model of a power supply circuit; an LISN model provided in a following stage of the power supply circuit model and being a simulation model of an LISN; a first cable model provided in a following stage of the LISN model and being a simulation model of a cable; a rectifier model provided in a following stage of the first cable model and being a simulation model of a rectifier and a smoothing capacitor; a simulation model according to claim 7, provided in a following stage of the rectifier model; a second cable model provided in a following stage of the simulation model according to claim 7 and being a simulation model of a cable; and a motor model provided in a following stage of the second cable model and being a simulation model of a motor.

10. A simulation method for evaluating characteristics of a CSTBT being a trench gate type IGBT having a carrier storage layer, wherein the simulation method evaluates characteristics of the CSTBT using a simulation model, the simulation model including: a MOSFET, a diode whose cathode is connected to a drain of the MOSFET, capacitance $C_{sub.GE}$ connected between a source and a gate of the MOSFET and representing gate-emitter capacitance of the CSTBT, capacitance $C_{sub.CG}$ connected between a gate of the MOSFET and an anode of the diode and representing gate-collector capacitance of the CSTBT, capacitance $C_{sub.CE}$ connected between a source of the MOSFET and the anode of the diode and representing collector-emitter capacitance of the CSTBT, capacitance $C_{sub.DG}$ connected between the drain and the gate of the MOSFET and representing drain-gate capacitance of the CSTBT, and a behavioral power source $V_{sub.DG}$ connected in series to the capacitance $C_{sub.DG}$ between the drain and the gate of the MOSFET and representing drain-gate voltage of the CSTBT, and the method comprising: applying a voltage to the gate of the MOSFET; and operating the behavioral power source $V_{sub.DG}$ to perform a switching operation when gate-emitter voltage $V_{sub.GE}$ of the CSTBT reaches a predetermined threshold value.
