

- (51) **Int. Cl.**
H01L 21/28 (2025.01)
H01L 21/321 (2006.01)
H10D 30/01 (2025.01)
H10D 30/67 (2025.01)
H10D 62/10 (2025.01)
- (52) **U.S. Cl.**
CPC .. *H01L 21/28097* (2013.01); *H01L 21/28123*
(2013.01); *H01L 21/28247* (2013.01); *H01L*
21/32105 (2013.01); *H10D 30/014* (2025.01);
H10D 30/6728 (2025.01); *H10D 30/6735*
(2025.01); *H10D 30/6739* (2025.01); *H10D*
62/122 (2025.01)
- (58) **Field of Classification Search**
CPC H10D 30/6739; H01L 21/02164; H01L
21/02238; H01L 21/28097; H01L
21/28123; H01L 21/28247; H01L
21/32105
See application file for complete search history.

(56) **References Cited**

FOREIGN PATENT DOCUMENTS

CN	107527912 A	12/2017
CN	108807389 A	11/2018
CN	108987282 A	12/2018
CN	110931487 A	3/2020
CN	111627819 A	9/2020

* cited by examiner




Fig. 1




Fig. 2




Fig. 3




Fig. 4




Fig. 5




Fig. 6




Fig. 7




Fig. 8




Fig. 9




Fig. 10




Fig. 11




Fig. 12




Fig. 13




Fig. 14

13

of the substrate 102. The isolation structure layer 128 can isolate the work function structure 126, thereby eliminating adverse effects of external environment on the work function structure 126.

As an example, the isolation material layer 128 and the protective material layer 116 are formed from the same material.

With continued reference to FIG. 14, as an example, the method for fabricating a semiconductor structure further includes: forming a source region and a drain region in the active pillar between the adjacent first trenches 104, where the active pillar between the work function structures 126 positioned in the adjacent first trenches 104 is a drift region 212, and a first portion 214 between the drift region 212 and the bit line structure 114 and a second portion 216 between the drift region 212 and the upper surface of the substrate 102 are respectively the source region and the drain region. For example, the first portion 214 between the drift region 212 and the bit line structure 114 is the drain region, and the second portion 216 between the drift region 212 and the upper surface of the substrate 102 is the source region. It is to be understood that the source region and the drain region may be formed before the work function structure 126 is formed, or may be formed after the work function structure 126 is formed, which is not limited here.

As an example, the method for fabricating a semiconductor structure further includes: forming a capacitor structure on the isolation material layer 128, where the capacitor structure is electrically connected to the work function structure 126 by means of a conductive structure penetrating through the isolation material layer 128 (not shown in the figure).

It is to be understood that although the various steps in the flowcharts of FIG. 1, FIG. 2, FIG. 3 and FIG. 8 are displayed in sequence as indicated by the arrows, these steps are not necessarily performed in sequence in the order indicated by the arrows. Unless expressly stated herein, the execution of these steps is not strictly restrictive and may be performed in other order. Moreover, at least some of the steps in FIG. 1, FIG. 2, FIG. 3 and FIG. 8 may include a plurality of sub-steps or a plurality of stages, which are not necessarily performed at the same moment, but may be executed at different moments, and the order of execution of these sub-steps or stages is not necessarily performed sequentially, but may be performed alternately or alternately with at least a portion of the sub-steps or stages of other steps or other steps.

As shown in FIG. 4, FIG. 7 and FIG. 13, the present disclosure further provides a semiconductor structure, which includes: a substrate 102, a protective material layer 116, a first dielectric layer 202, a second dielectric layer 118, and a work function structure 126. A first trench 104 is formed in the substrate 102, the protective material layer 116 is positioned in the first trench 104, and the first dielectric layer 202 is positioned on a side wall of the first trench 104 and is positioned between the protective material layer 116 and the substrate 102. The second dielectric layer 118 is positioned on the side wall of the first trench 102, and the second dielectric layer 118 is in contact with the first dielectric layer 202 and is positioned between the protective material layer 116 and the substrate 102, and a second trench 120 is provided between the second dielectric layer 118 and the protective material layer 116. The work function structure 126 is positioned in the second trench 120, and the work function structure 126 includes a first work function layer 208 and a second work function layer 206, where the second work function layer 206 is positioned on an upper surface of

14

the first work function layer 208, and a work function of the second work function layer 206 is smaller than that of the first work function layer 208.

In some embodiments, the substrate 102 may use undoped single crystal silicon, single crystal silicon doped with impurities, silicon-on-insulator (SOI), stacked silicon-on-insulator (SSOI), stacked silicon-germanium-on-insulator (S—SiGeOI), silicon-germanium-on-insulator (SiGeOI), and germanium-on-insulator (GeOI), etc. As an example, in this embodiment, a material for forming the substrate 102 is single crystal silicon. The first dielectric layer 202 is positioned between the protective material layer 116 and the substrate 102, and the upper surface of the first dielectric layer 202 is lower than the upper surface of the substrate 102, thereby exposing part of the side wall of the first trench 104. It is to be understood that the first dielectric layer 202 is positioned on a side wall of the first trench 104 away from the opening, and a side wall of the first trench 104 close to the opening is exposed and is not covered by the first dielectric layer 202. Exemplarily, the first dielectric layer 202 may extend along the side wall of the first trench 104 to cover the bottom of the first trench 104, or may only cover the side wall of the first trench 104 away from the opening. The second dielectric layer 118 is positioned on the side wall of the first trench 104 near the opening and not covered by the first dielectric layer 202, and the second dielectric layer 118 is in contact with the first dielectric layer 202 positioned on the side wall of the first trench 104, where a void between the second dielectric layer 118 and the protective material layer 116 in the first trench 104 is the second trench 120. The work function structure 126 is positioned in the second trench 120, and the work function structure 126 may be used as a gate structure of a transistor or a word line structure of a memory device, where the work function of the second work function layer 206 is smaller than that of the first work function layer 208.

In the above semiconductor structure, a first trench is formed in a substrate, a protective material layer is formed in the first trench, and a first dielectric layer is positioned between the protective material layer and the substrate. A second dielectric layer is positioned on an exposed side wall of the first trench and is in contact with the first dielectric layer, and a second trench is formed between the second dielectric layer and the protective material layer. A work function structure is positioned in the second trench, where the work function structure includes a first work function layer and a second work function layer positioned on an upper surface of the first work function layer, and a work function of the second work function layer is smaller than a work function of the first work function layer. Without changing a resistance, leakage current of the semiconductor structure using the work function structure as a gate structure is reduced, and electrical stability and performance of the semiconductor structure are improved.

For example, a material for forming the first dielectric material layer 202 includes one or more of a nitride, an oxide, and an oxynitride, such as silicon dioxide, silicon nitride, and silicon oxynitride. For example, the material for forming the first dielectric material layer 202 is silicon dioxide.

As shown in FIG. 4, as an example, the semiconductor structure further includes: a barrier layer 108 on the substrate 102. The substrate 102 (active pillar) between adjacent first trenches 104 may be isolated by means of the barrier layer 108, thereby avoiding having a negative effect on the substrate 102 (active pillar) between the adjacent first trenches 104 during a subsequent process of forming a metal

17

second work function layer **206** and is smaller than the work function of the first work function layer **208**. Under the condition that the height of the work function structure **126** in the first direction remains unchanged, the work function of the work function structure **126** may be reduced by increasing the height **T4** of the third work function layer **210**, thereby improving the electrical stability and the performance of the semiconductor structure.

As shown in FIG. **13** and FIG. **14**, as an example, the upper surface of the work function structure **216** is lower than the upper surface of the substrate. The semiconductor structure further includes an isolation material layer **128** positioned on the upper surface of the work function structure **126**, where the upper surface of the isolation material layer **128** is not lower than the upper surface of the substrate **102**. The isolation structure layer **128** can isolate the work function structure **126**, thereby eliminating adverse effects of external environment on the work function structure **126**.

As an example, the isolation material layer **128** and the protective material layer **116** are formed from the same material.

With continued reference to FIG. **14**, as an example, the semiconductor structure further includes a source region and a drain region, both positioned in the active pillar between the adjacent first trenches **104**, where the active pillar between the work function structures **126** positioned in the adjacent first trenches **104** is a drift region **212**, and a first portion **214** between the drift region **212** and the bit line structure **114** and a second portion **216** between the drift region **212** and the upper surface of the substrate **102** are respectively the source region and the drain region. For example, the first portion **214** between the drift region **212** and the bit line structure **114** is the drain region, and the second portion **216** between the drift region **212** and the upper surface of the substrate **102** is the source region.

As an example, the semiconductor structure further includes a capacitor structure positioned on the isolation material layer **128**, where the capacitor structure is electrically connected to the work function structure **126** by means of a conductive structure penetrating through the isolation material layer **128** (not shown in the figure).

As an example, the semiconductor structure includes a transistor or memory device.

The embodiments in the specification are described in a progressive manner. Each embodiment is focused on difference from other embodiments. And cross reference is available for identical or similar parts among different embodiments.

Technical features of the above embodiments may be arbitrarily combined. For simplicity, all possible combinations of the technical features in the above embodiments are not described. However, as long as the combination of these technical features is not contradictory, it shall be deemed to be within the scope recorded in this specification.

The above embodiments merely express several implementations of the embodiments of the present disclosure, and descriptions thereof are relatively concrete and detailed. However, these embodiments are not thus construed as limiting the patent scope of the present disclosure. It is to be pointed out that for persons of ordinary skill in the art, some modifications and improvements may be made under the premise of not departing from a conception of the embodiments of the present disclosure, which shall be regarded as falling within the scope of protection of the embodiments of

18

the present disclosure. Thus, patent protection scope of the embodiments of the present disclosure shall be subject to the appended claims.

What is claimed is:

1. A semiconductor structure, comprising:
 - a substrate, a first trench being formed in the substrate;
 - a protective material layer positioned in the first trench;
 - a first dielectric layer positioned on a side wall of the first trench and between the protective material layer and the substrate;
 - a second dielectric layer positioned on the side wall of the first trench, the second dielectric layer being in contact with the first dielectric layer and positioned between the protective material layer and the substrate, a second trench being provided between the second dielectric layer and the protective material layer; and
 - a work function structure positioned in the second trench, the work function structure comprising a first work function layer and a second work function layer;
 - wherein the second work function layer is positioned on an upper surface of the first work function layer, and a work function of the second work function layer is smaller than a work function of the first work function layer.
2. The semiconductor structure according to claim 1, wherein
 - an angle between a bottom of the second dielectric layer and a first direction is greater than 0° and less than or equal to 90°, the first direction referring to a direction where a bottom of the first trench points to an opening of the first trench.
3. The semiconductor structure according to claim 1, wherein
 - the second work function layer comprises a second metallic material, the first work function layer comprising a third metallic material, a work function of the third metallic material being greater than a work function of the second metallic material.
4. The semiconductor structure according to claim 3, wherein
 - the third metallic material comprises titanium, the second metallic material comprising at least one of lanthanum, zirconium, hafnium, and aluminum.
5. The semiconductor structure according to claim 3, wherein
 - the work function structure further comprises:
 - a third work function layer positioned on an upper surface of the second work function layer, wherein the third work function layer comprises the second metallic material.
6. The semiconductor structure according to claim 1, wherein
 - an upper surface of the work function structure is lower than an upper surface of the substrate, the semiconductor structure further comprising:
 - an isolation material layer positioned on the upper surface of the work function structure, an upper surface of the isolation material layer being not lower than the upper surface of the substrate.
7. The semiconductor structure according to claim 1, wherein
 - a height of the second work function layer is greater than or equal to a height of the first work function layer.

* * * * *