

US Patent & Trademark Office

Patent Public Search | Text View

United States Patent	12414371
Kind Code	B2
Date of Patent	September 09, 2025
Inventor(s)	Endo; Yuta

Semiconductor device and manufacturing method thereof

Abstract

A semiconductor device with high aperture ratio is provided. The semiconductor device includes a transistor and a capacitor having a pair of electrodes. An oxide semiconductor layer formed over the same insulating surface is used for a channel formation region of the transistor and one of the electrodes of the capacitor. The other electrode of the capacitor is a transparent conductive film. One electrode of the capacitor is electrically connected to a wiring formed over the insulating surface over which a source electrode or a drain electrode of the transistor is provided, and the other electrode of the capacitor is electrically connected to one of the source electrode and the drain electrode of the transistor.

Inventors:	Endo; Yuta (Kanagawa, JP)
Applicant:	Semiconductor Energy Laboratory Co., Ltd. (Atsugi, JP)
Family ID:	51016137
Assignee:	Semiconductor Energy Laboratory Co., Ltd. (Atsugi, JP)
Appl. No.:	17/491702
Filed:	October 01, 2021

Prior Publication Data

Document Identifier	Publication Date
US 20220020785 A1	Jan. 20, 2022

Foreign Application Priority Data

JP	2012-288973	Dec. 28, 2012
JP	2013-049261	Mar. 12, 2013

Related U.S. Application Data

continuation parent-doc US 16565546 20190910 US 11139322 child-doc US 17491702
continuation parent-doc US 15584064 20170502 US 10461101 20191029 child-doc US 16565546
continuation parent-doc US 14141806 20131227 US 9647010 20170509 child-doc US 15584064

Publication Classification

Int. Cl.: **H10D86/60** (20250101); **G02F1/1368** (20060101); **H10D86/01** (20250101); **H10D86/40** (20250101); G02F1/1362 (20060101); H10D30/67 (20250101)

U.S. Cl.:

CPC **H10D86/60** (20250101); **G02F1/1368** (20130101); **H10D86/0231** (20250101); **H10D86/0251** (20250101); **H10D86/423** (20250101); **H10D86/441** (20250101); **H10D86/481** (20250101); G02F1/136236 (20210101); G02F1/13685 (20210101); H10D30/6755 (20250101)

Field of Classification Search

CPC: H10D (86/60); H10D (86/0231); H10D (86/0251); H10D (86/423); H10D (86/441); H10D (86/481); H10D (30/6755); G02F (1/1368); G02F (1/136236); G02F (1/13685); H10K (59/1216); H10K (59/1213); H10K (59/123); H10K (59/124); H10K (59/131)

References Cited

U.S. PATENT DOCUMENTS

Patent No.	Issued Date	Patentee Name	U.S. Cl.	CPC
5731856	12/1997	Kim et al.	N/A	N/A
5744864	12/1997	Cillessen et al.	N/A	N/A
6294274	12/2000	Kawazoe et al.	N/A	N/A
6563174	12/2002	Kawasaki et al.	N/A	N/A
6727522	12/2003	Kawasaki et al.	N/A	N/A
7049190	12/2005	Takeda et al.	N/A	N/A
7061014	12/2005	Hosono et al.	N/A	N/A
7064346	12/2005	Kawasaki et al.	N/A	N/A
7105868	12/2005	Nause et al.	N/A	N/A
7211825	12/2006	Shih et al.	N/A	N/A
7282782	12/2006	Hoffman et al.	N/A	N/A
7297977	12/2006	Hoffman et al.	N/A	N/A
7323356	12/2007	Hosono et al.	N/A	N/A
7385224	12/2007	Ishii et al.	N/A	N/A
7402506	12/2007	Levy et al.	N/A	N/A
7411209	12/2007	Endo et al.	N/A	N/A
7453065	12/2007	Saito et al.	N/A	N/A
7453087	12/2007	Iwasaki	N/A	N/A
7462862	12/2007	Hoffman et al.	N/A	N/A
7468304	12/2007	Kaji et al.	N/A	N/A
7501293	12/2008	Ito et al.	N/A	N/A
7674650	12/2009	Akimoto et al.	N/A	N/A

7732819	12/2009	Akimoto et al.	N/A	N/A
8058647	12/2010	Kuwabara et al.	N/A	N/A
8084331	12/2010	Ofuji et al.	N/A	N/A
8102476	12/2011	Son et al.	N/A	N/A
8202365	12/2011	Umeda et al.	N/A	N/A
8253135	12/2011	Uochi et al.	N/A	N/A
8274078	12/2011	Itagaki et al.	N/A	N/A
8278162	12/2011	Akimoto et al.	N/A	N/A
8293661	12/2011	Yamazaki	N/A	N/A
8298858	12/2011	Kuwabara et al.	N/A	N/A
8476625	12/2012	Kimura	N/A	N/A
8530289	12/2012	Yamazaki	N/A	N/A
8546180	12/2012	Yamazaki et al.	N/A	N/A
8558233	12/2012	Yamazaki	N/A	N/A
8558960	12/2012	Yamazaki et al.	N/A	N/A
8643801	12/2013	Oshima	N/A	N/A
8669148	12/2013	Yamazaki	N/A	N/A
8674972	12/2013	Kurokawa et al.	N/A	N/A
8728883	12/2013	Yamazaki et al.	N/A	N/A
8748215	12/2013	Yamazaki	N/A	N/A
8748887	12/2013	Kuwabara et al.	N/A	N/A
8822990	12/2013	Yamazaki et al.	N/A	N/A
8822995	12/2013	You et al.	N/A	N/A
8883556	12/2013	Yamazaki	N/A	N/A
8895377	12/2013	Yamazaki	N/A	N/A
8901552	12/2013	Yamazaki et al.	N/A	N/A
8901562	12/2013	Yamada et al.	N/A	N/A
8941114	12/2014	Yamazaki et al.	N/A	N/A
8957468	12/2014	Uochi	N/A	N/A
9040989	12/2014	Yamazaki	N/A	N/A
9099499	12/2014	Yamazaki	N/A	N/A
9112038	12/2014	Kuwabara et al.	N/A	N/A
9117919	12/2014	Yamazaki et al.	N/A	N/A
9224870	12/2014	Yamazaki et al.	N/A	N/A
9245983	12/2015	Yamazaki	N/A	N/A
9287294	12/2015	Yamazaki	N/A	N/A
9293601	12/2015	Yamazaki et al.	N/A	N/A
9343584	12/2015	Yamazaki et al.	N/A	N/A
9368525	12/2015	Morosawa	N/A	N/A
9520287	12/2015	Yamazaki	N/A	N/A
9559212	12/2016	Kuwabara et al.	N/A	N/A
10079310	12/2017	Yamazaki	N/A	N/A
10236303	12/2018	Yamazaki et al.	N/A	N/A
10347771	12/2018	Yamazaki	N/A	N/A
11139322	12/2020	Endo	N/A	H01L 27/124
2001/0046027	12/2000	Tai et al.	N/A	N/A
2002/0056838	12/2001	Ogawa	N/A	N/A
2002/0132454	12/2001	Ohtsu et al.	N/A	N/A
2003/0189401	12/2002	Kido et al.	N/A	N/A
2003/0218222	12/2002	Wager, III et al.	N/A	N/A

2004/0038446	12/2003	Takeda et al.	N/A	N/A
2004/0127038	12/2003	Carcia et al.	N/A	N/A
2005/0017302	12/2004	Hoffman	N/A	N/A
2005/0122458	12/2004	Yang	N/A	N/A
2005/0199959	12/2004	Chiang et al.	N/A	N/A
2005/0285197	12/2004	Park	257/E29.151	H01L 21/02595
2006/0035452	12/2005	Carcia et al.	N/A	N/A
2006/0043377	12/2005	Hoffman et al.	N/A	N/A
2006/0091793	12/2005	Baude et al.	N/A	N/A
2006/0108529	12/2005	Saito et al.	N/A	N/A
2006/0108636	12/2005	Sano et al.	N/A	N/A
2006/0110867	12/2005	Yabuta et al.	N/A	N/A
2006/0113536	12/2005	Kumomi et al.	N/A	N/A
2006/0113539	12/2005	Sano et al.	N/A	N/A
2006/0113549	12/2005	Den et al.	N/A	N/A
2006/0113565	12/2005	Abe et al.	N/A	N/A
2006/0169973	12/2005	Isa et al.	N/A	N/A
2006/0170111	12/2005	Isa et al.	N/A	N/A
2006/0197092	12/2005	Hoffman et al.	N/A	N/A
2006/0208977	12/2005	Kimura	N/A	N/A
2006/0228974	12/2005	Thelss et al.	N/A	N/A
2006/0231882	12/2005	Kim et al.	N/A	N/A
2006/0238135	12/2005	Kimura	N/A	N/A
2006/0244107	12/2005	Sugihara et al.	N/A	N/A
2006/0284171	12/2005	Levy et al.	N/A	N/A
2006/0284172	12/2005	Ishii	N/A	N/A
2006/0292777	12/2005	Dunbar	N/A	N/A
2007/0024187	12/2006	Shin et al.	N/A	N/A
2007/0046191	12/2006	Saito	N/A	N/A
2007/0052025	12/2006	Yabuta	N/A	N/A
2007/0054507	12/2006	Kaji et al.	N/A	N/A
2007/0090365	12/2006	Hayashi et al.	N/A	N/A
2007/0108446	12/2006	Akimoto	N/A	N/A
2007/0152217	12/2006	Lai et al.	N/A	N/A
2007/0172591	12/2006	Seo et al.	N/A	N/A
2007/0187678	12/2006	Hirao et al.	N/A	N/A
2007/0187760	12/2006	Furuta et al.	N/A	N/A
2007/0194379	12/2006	Hosono et al.	N/A	N/A
2007/0252928	12/2006	Ito et al.	N/A	N/A
2007/0272922	12/2006	Kim et al.	N/A	N/A
2007/0287296	12/2006	Chang	N/A	N/A
2008/0006877	12/2007	Mardilovich et al.	N/A	N/A
2008/0038882	12/2007	Takechi et al.	N/A	N/A
2008/0038929	12/2007	Chang	N/A	N/A
2008/0050595	12/2007	Nakagawara et al.	N/A	N/A
2008/0073653	12/2007	Iwasaki	N/A	N/A
2008/0083950	12/2007	Pan et al.	N/A	N/A

2008/0106191	12/2007	Kawase	N/A	N/A
2008/0128689	12/2007	Lee et al.	N/A	N/A
2008/0129195	12/2007	Ishizaki et al.	N/A	N/A
2008/0166834	12/2007	Kim et al.	N/A	N/A
2008/0182358	12/2007	Cowdery- Corvan et al.	N/A	N/A
2008/0224133	12/2007	Park et al.	N/A	N/A
2008/0254569	12/2007	Hoffman et al.	N/A	N/A
2008/0258139	12/2007	Ito et al.	N/A	N/A
2008/0258140	12/2007	Lee et al.	N/A	N/A
2008/0258141	12/2007	Park et al.	N/A	N/A
2008/0258143	12/2007	Kim et al.	N/A	N/A
2008/0265254	12/2007	Nishiura	N/A	N/A
2008/0296568	12/2007	Ryu et al.	N/A	N/A
2009/0068773	12/2008	Lai et al.	N/A	N/A
2009/0073325	12/2008	Kuwabara et al.	N/A	N/A
2009/0114910	12/2008	Chang	N/A	N/A
2009/0134399	12/2008	Sakakura et al.	N/A	N/A
2009/0141203	12/2008	Son	349/39	G02F 1/136213
2009/0152506	12/2008	Umeda et al.	N/A	N/A
2009/0152541	12/2008	Maekawa et al.	N/A	N/A
2009/0278122	12/2008	Hosono et al.	N/A	N/A
2009/0280600	12/2008	Hosono et al.	N/A	N/A
2010/0065844	12/2009	Tokunaga	N/A	N/A
2010/0072468	12/2009	Yamazaki et al.	N/A	N/A
2010/0092800	12/2009	Itagaki et al.	N/A	N/A
2010/0109002	12/2009	Itagaki et al.	N/A	N/A
2010/0140613	12/2009	Kimura	N/A	N/A
2010/0163874	12/2009	Koyama et al.	N/A	N/A
2010/0244021	12/2009	Uochi et al.	N/A	N/A
2010/0320458	12/2009	Umeda et al.	N/A	N/A
2010/0320459	12/2009	Umeda et al.	N/A	N/A
2011/0032435	12/2010	Kimura	N/A	N/A
2011/0057918	12/2010	Kimura et al.	N/A	N/A
2011/0085104	12/2010	Arasawa et al.	N/A	N/A
2011/0147757	12/2010	Kim	257/E33.001	H01L 27/1255
2012/0058598	12/2011	Yamazaki	N/A	N/A
2012/0061664	12/2011	Yamazaki et al.	N/A	N/A
2012/0061673	12/2011	Yamazaki et al.	N/A	N/A
2012/0062811	12/2011	Miyake	N/A	N/A
2012/0064650	12/2011	Yamazaki et al.	N/A	N/A
2012/0113341	12/2011	Uochi	N/A	N/A
2012/0132903	12/2011	Yamazaki et al.	N/A	N/A
2012/0138932	12/2011	Lin et al.	N/A	N/A
2012/0146035	12/2011	Kuwabara	N/A	N/A
2012/0218495	12/2011	Oshima	N/A	N/A
2012/0298998	12/2011	Yamazaki et al.	N/A	N/A
2012/0305914	12/2011	Uochi et al.	N/A	N/A

2013/0092923	12/2012	Hara et al.	N/A	N/A
2013/0280858	12/2012	Kimura	N/A	N/A
2014/0017834	12/2013	Yamazaki et al.	N/A	N/A
2014/0042443	12/2013	Yamazaki	N/A	N/A
2014/0061654	12/2013	Yamazaki et al.	N/A	N/A
2014/0132643	12/2013	Yamazaki et al.	N/A	N/A
2014/0152685	12/2013	Iwaki	N/A	N/A
2014/0175433	12/2013	Yamazaki et al.	N/A	N/A
2014/0183523	12/2013	Endo	N/A	N/A
2014/0239298	12/2013	Yamazaki et al.	N/A	N/A
2015/0108467	12/2014	Moriguchi et al.	N/A	N/A
2016/0190175	12/2015	Yamazaki et al.	N/A	N/A
2017/0179162	12/2016	Moriguchi et al.	N/A	N/A
2017/0323789	12/2016	Yamazaki et al.	N/A	N/A
2019/0172847	12/2018	Yamazaki et al.	N/A	N/A

FOREIGN PATENT DOCUMENTS

Patent No.	Application Date	Country	CPC
101740634	12/2009	CN	N/A
101752390	12/2009	CN	N/A
101847631	12/2009	CN	N/A
101960571	12/2010	CN	N/A
102013228	12/2010	CN	N/A
102473735	12/2011	CN	N/A
102738145	12/2011	CN	N/A
1737044	12/2005	EP	N/A
2226847	12/2009	EP	N/A
2657974	12/2012	EP	N/A
60-198861	12/1984	JP	N/A
63-210022	12/1987	JP	N/A
63-210023	12/1987	JP	N/A
63-210024	12/1987	JP	N/A
63-215519	12/1987	JP	N/A
63-239117	12/1987	JP	N/A
63-265818	12/1987	JP	N/A
05-251705	12/1992	JP	N/A
07-104312	12/1994	JP	N/A
08-213625	12/1995	JP	N/A
08-264794	12/1995	JP	N/A
11-505377	12/1998	JP	N/A
2000-044236	12/1999	JP	N/A
2000-150900	12/1999	JP	N/A
2002-076356	12/2001	JP	N/A
2002-289859	12/2001	JP	N/A
2003-086000	12/2002	JP	N/A
2003-086808	12/2002	JP	N/A
2003-241687	12/2002	JP	N/A
2004-103957	12/2003	JP	N/A
2004-273614	12/2003	JP	N/A

2004-273732	12/2003	JP	N/A
2005-077822	12/2004	JP	N/A
2007-096055	12/2006	JP	N/A
2007-123861	12/2006	JP	N/A
2007-265780	12/2006	JP	N/A
2008-275937	12/2007	JP	N/A
2009-212443	12/2008	JP	N/A
2010-028021	12/2009	JP	N/A
2010-092037	12/2009	JP	N/A
2010-141304	12/2009	JP	N/A
2010-156963	12/2009	JP	N/A
2010-251721	12/2009	JP	N/A
2010-283338	12/2009	JP	N/A
2011-076079	12/2010	JP	N/A
2011-135066	12/2010	JP	N/A
2011-243974	12/2010	JP	N/A
2012-083738	12/2011	JP	N/A
2012-084865	12/2011	JP	N/A
2012-104566	12/2011	JP	N/A
2012-114427	12/2011	JP	N/A
2012-134467	12/2011	JP	N/A
2012-146805	12/2011	JP	N/A
2012-151461	12/2011	JP	N/A
2012-182165	12/2011	JP	N/A
2012-191025	12/2011	JP	N/A
2012-208151	12/2011	JP	N/A
2012-256819	12/2011	JP	N/A
2013-033934	12/2012	JP	N/A
2013-140378	12/2012	JP	N/A
10-0721577	12/2006	KR	N/A
2009-0057689	12/2008	KR	N/A
2010-0010978	12/2009	KR	N/A
2010-0065110	12/2009	KR	N/A
2010-0108215	12/2009	KR	N/A
2011-0025604	12/2010	KR	N/A
2012-0028228	12/2011	KR	N/A
2012-0048501	12/2011	KR	N/A
2012-0075423	12/2011	KR	N/A
2012-0092696	12/2011	KR	N/A
201036163	12/2009	TW	N/A
201044538	12/2009	TW	N/A
201207826	12/2011	TW	N/A
WO-2004/114391	12/2003	WO	N/A
WO-2009/110623	12/2008	WO	N/A
WO-2010/029865	12/2009	WO	N/A
WO-2010/125986	12/2009	WO	N/A
WO-2011/013561	12/2010	WO	N/A
WO-2011/065216	12/2010	WO	N/A
WO-2011/070900	12/2010	WO	N/A
WO-2011/132529	12/2010	WO	N/A

WO-2012/073918	12/2011	WO	N/A
WO-2012/086513	12/2011	WO	N/A
WO-2012/090973	12/2011	WO	N/A

OTHER PUBLICATIONS

International Search Report (Application No. PCT/JP2013/085018) Dated Feb. 10, 2014. cited by applicant

Written Opinion (Application No. PCT/JP2013/085018) Dated Feb. 10, 2014. cited by applicant
Asakuma.N et al., "Crystallization and Reduction of Sol-Gel-Derived Zinc Oxide Films by Irradiation With Ultraviolet Lamp", Journal of Sol-Gel Science and Technology, 2003, vol. 26, pp. 181-184. cited by applicant

Asaoka.Y et al., "29.1:Polarizer-Free Reflective LCD Combined With Ultra Low-Power Driving Technology", SID Digest '09 : SID International Symposium Digest of Technical Papers, May 31, 2009, pp. 395-398. cited by applicant

Chern.H et al., "An Analytical Model for the Above-Threshold Characteristics of Polysilicon Thin-Film Transistors", IEEE Transactions on Electron Devices, Jul. 1, 1995, vol. 42, No. 7, pp. 1240-1246. cited by applicant

Cho.D et al., "21.2:Al and Sn-Doped Zinc Indium Oxide Thin Film Transistors for AMOLED Back-Plane", SID Digest '09 : SID International Symposium Digest of Technical Papers, May 31, 2009, pp. 280-283. cited by applicant

Clark.S et al., "First Principles Methods Using Castep", Zeitschrift fur Kristallographie, 2005, vol. 220, pp. 567-570. cited by applicant

Coates.D et al., "Optical Studies of the Amorphous Liquid-Cholesteric Liquid Crystal Transition:The "Blue Phase"", Physics Letters, Sep. 10, 1973, vol. 45A, No. 2, pp. 115-116. cited by applicant

Costello.M et al., "Electron Microscopy of a Cholesteric Liquid Crystal and Its Blue Phase", Phys. Rev. A (Physical Review. A), May 1, 1984, vol. 29, No. 5, pp. 2957-2959. cited by applicant

Dembo.H et al., "RFCPUs on Glass and Plastic Substrates Fabricated by TFT Transfer Technology", IEDM 05: Technical Digest of International Electron Devices Meeting, Dec. 5, 2005, pp. 1067-1069. cited by applicant

Fortunato.E et al., "Wide-Bandgap High-Mobility ZnO Thin-Film Transistors Produced at Room Temperature", Appl. Phys. Lett. (Applied Physics Letters) , Sep. 27, 2004, vol. 85, No. 13, pp. 2541-2543. cited by applicant

Fung.T et al., "2-D Numerical Simulation of High Performance Amorphous In—Ga—Zn—O TFTs for Flat Panel Displays", AM-FPD '08 Digest of Technical Papers, Jul. 2, 2008, pp. 251-252, The Japan Society of Applied Physics. cited by applicant

Godo.H et al., "P-9:Numerical Analysis on Temperature Dependence of Characteristics of Amorphous In—Ga—Zn-Oxide TFT", SID Digest '09 : SID International Symposium Digest of Technical Papers, May 31, 2009, pp. 1110-1112. cited by applicant

Godo.H et al., "Temperature Dependence of Characteristics and Electronic Structure for Amorphous In—Ga—Zn-Oxide TFT", AM-FPD '09 Digest of Technical Papers, Jul. 1, 2009, pp. 41-44. cited by applicant

Hayashi.R et al., "42.1: Invited Paper: Improved Amorphous In—Ga—Zn—O TFTs", SID Digest '08 : SID International Symposium Digest of Technical Papers, May 20, 2008, vol. 39, pp. 621-624. cited by applicant

Hirao.T et al., "Novel Top-Gate Zinc Oxide Thin-Film Transistors (ZnO TFTs) for AMLCDs", J. Soc. Inf. Display (Journal of the Society for Information Display), 2007, vol. 15, No. 1, pp. 17-22. cited by applicant

Hosono.H et al., "Working hypothesis to explore novel wide band gap electrically conducting amorphous oxides and examples", J. Non-Cryst. Solids (Journal of Non-Crystalline Solids), 1996,

vol. 198-200, pp. 165-169. cited by applicant

Hosono.H, “68.3:Invited Paper:Transparent Amorphous Oxide Semiconductors for High Performance TFT”, SID Digest '07 : SID International Symposium Digest of Technical Papers, 2007, vol. 38, pp. 1830-1833. cited by applicant

Hsieh.H et al., “P-29:Modeling of Amorphous Oxide Semiconductor Thin Film Transistors and Subgap Density of States”, SID Digest '08 : SID International Symposium Digest of Technical Papers, May 20, 2008, vol. 39, pp. 1277-1280. cited by applicant

Ikeda.T et al., “Full-Functional System Liquid Crystal Display Using CG-Silicon Technology”, SID Digest '04 : SID International Symposium Digest of Technical Papers, 2004, vol. 35, pp. 860-863. cited by applicant

Janotti.A et al., “Native Point Defects In ZnO”, Phys. Rev. B (Physical Review. B), Oct. 4, 2007, vol. 76, No. 16, pp. 165202-1-165202-22. cited by applicant

Janotti.A et al., “Oxygen Vacancies In ZnO”, Appl. Phys. Lett. (Applied Physics Letters) , 2005, vol. 87, pp. 122102-1-122102-3. cited by applicant

Jeong.J et al., “3.1: Distinguished Paper: 12.1-Inch WXGA AMOLED Display Driven by Indium-Gallium-Zinc Oxide TFTs Array”, SID Digest '08 : SID International Symposium Digest of Technical Papers, May 20, 2008, vol. 39, No. 1, pp. 1-4. cited by applicant

Jin.D et al., “65.2:Distinguished Paper: World-Largest (6.5") Flexible Full Color Top Emission AMOLED Display on Plastic Film and Its Bending Properties”, SID Digest '09 : SID International Symposium Digest of Technical Papers, May 31, 2009, pp. 983-985. cited by applicant

Kanno.H et al., “White Stacked Electrophosphorescent Organic Light-Emitting Devices Employing MoO₃ as a Charge-Generation Layer”, Adv. Mater. (Advanced Materials), 2006, vol. 18, No. 3, pp. 339-342. cited by applicant

Kikuchi.H et al., “39.1:Invited Paper:Optically Isotropic Nano-Structured Liquid Crystal Composites for Display Applications”, SID Digest '09 : SID International Symposium Digest of Technical Papers, May 31, 2009, pp. 578-581. cited by applicant

Kikuchi.H et al., “62.2:Invited Paper:Fast Electro-Optical Switching in Polymer-Stabilized Liquid Crystalline Blue Phases for Display Application”, SID Digest '07 : SID International Symposium Digest of Technical Papers, 2007, vol. 38, pp. 1737-1740. cited by applicant

Kikuchi.H et al., “Polymer-Stabilized Liquid Crystal Blue Phases”, Nature Materials, Sep. 2, 2002, vol. 1, pp. 64-68. cited by applicant

Kim.S et al., “High-Performance oxide thin film transistors passivated by various gas plasmas”, 214th ECS Meeting, 2008, No. 2317, ECS. cited by applicant

Kimizuka.N et al., “Spinel, YbFe₂O₄, and Yb₂Fe₃O₇ Types of Structures for Compounds in the In₂O₃ and Sc₂O₃—A₂O₃—BO Systems [A; Fe, Ga, or Al; B: Mg, Mn, Fe, Ni, Cu, or Zn] at Temperatures Over 1000° C.”, Journal of Solid State Chemistry, 1985, vol. 60, pp. 382-384. cited by applicant

Kimizuka.N et al., “Syntheses and Single-Crystal Data of Homologous Compounds, In₂O₃(ZnO)_m (m=3, 4, and 5), InGaO₃(ZnO)₃, and Ga₂O₃(ZnO)_m (m=7, 8, 9, and 16) in the In₂O₃—ZnGa₂O₄—ZnO System”, Journal of Solid State Chemistry, Apr. 1, 1995, vol. 116, No. 1, pp. 170-178. cited by applicant

Kitzerow.H et al., “Observation of Blue Phases in Chiral Networks”, Liquid Crystals, 1993, vol. 14, No. 3, pp. 911-916. cited by applicant

Kurokawa.Y et al., “UHF RF CPUs on Flexible and Glass Substrates for Secure RFID Systems”, Journal of Solid-State Circuits , 2008, vol. 43, No. 1, pp. 292-299. cited by applicant

Lany.S et al., “Dopability, Intrinsic Conductivity, and Nonstoichiometry of Transparent Conducting Oxides”, Phys. Rev. Lett. (Physical Review Letters), Jan. 26, 2007, vol. 98, pp. 045501-1-045501-4. cited by applicant

Lee.H et al., “Current Status of, Challenges to, and Perspective View of AM-OLED”, IDW '06 : Proceedings of the 13th International Display Workshops, Dec. 7, 2006, pp. 663-666. cited by

applicant

Lee.J et al., "World's Largest (15-Inch) XGA AMLCD Panel Using IGZO Oxide TFT", SID Digest '08 : SID International Symposium Digest of Technical Papers, May 20, 2008, vol. 39, pp. 625-628. cited by applicant

Lee.M et al., "15.4:Excellent Performance of Indium-Oxide-Based Thin-Film Transistors by DC Sputtering", SID Digest '09 : SID International Symposium Digest of Technical Papers, May 31, 2009, pp. 191-193. cited by applicant

Li.C et al., "Modulated Structures of Homologous Compounds $\text{InMO}_3(\text{ZnO})_m$ ($M=\text{In,Ga}$; $m=\text{Integer}$) Described by Four-Dimensional Superspace Group", Journal of Solid State Chemistry, 1998, vol. 139, pp. 347-355. cited by applicant

Masuda.S et al., "Transparent thin film transistors using ZnO as an active channel layer and their electrical properties", J. Appl. Phys. (Journal of Applied Physics) , Feb. 1, 2003, vol. 93, No. 3, pp. 1624-1630. cited by applicant

Meiboom.S et al., "Theory of the Blue Phase of Cholesteric Liquid Crystals", Phys. Rev. Lett. (Physical Review Letters), May 4, 1981, vol. 46, No. 18, pp. 1216-1219. cited by applicant

Miyasaka.M, "Suftla Flexible Microelectronics on Their Way to Business", SID Digest '07 : SID International Symposium Digest of Technical Papers, 2007, vol. 38, pp. 1673-1676. cited by applicant

Mo.Y et al., "Amorphous Oxide TFT Backplanes for Large Size AMOLED Displays", IDW '08 : Proceedings of the 6th International Display Workshops, Dec. 3, 2008, pp. 581-584. cited by applicant

Nakamura.M et al., "The phase relations in the $\text{In}_2\text{O}_3\text{—Ga}_2\text{ZnO}_4\text{—ZnO}$ system at 1350° C.", Journal of Solid State Chemistry, Aug. 1, 1991, vol. 93, No. 2, pp. 298-315. cited by applicant

Nakamura.M, "Synthesis of Homologous Compound with New Long-Period Structure", NIRIM Newsletter, Mar. 1, 1995, vol. 150, pp. 1-4. cited by applicant

Nomura.K et al., "Amorphous Oxide Semiconductors for High-Performance Flexible Thin-Film Transistors", Jpn. J. Appl. Phys. (Japanese Journal of Applied Physics) , 2006, vol. 45, No. 5B, pp. 4303-4308. cited by applicant

Nomura.K et al., "Carrier transport in transparent oxide semiconductor with intrinsic structural randomness probed using single-crystalline $\text{InGaO}_3(\text{ZnO})_5$ films", Appl. Phys. Lett. (Applied Physics Letters) , Sep. 13, 2004, vol. 85, No. 11, pp. 1993-1995. cited by applicant

Nomura.K et al., "Room-Temperature Fabrication of Transparent Flexible Thin-Film Transistors Using Amorphous Oxide Semiconductors", Nature, Nov. 25, 2004, vol. 432, pp. 488-492. cited by applicant

Nomura.K et al., "Thin-Film Transistor Fabricated in Single-Crystalline Transparent Oxide Semiconductor", Science, May 23, 2003, vol. 300, No. 5623, pp. 1269-1272. cited by applicant

Nowatari.H et al., "60.2: Intermediate Connector With Suppressed Voltage Loss for White Tandem Oleds", SID Digest '09 : SID International Symposium Digest of Technical Papers, May 31, 2009, vol. 40, pp. 899-902. cited by applicant

Oba.F et al., "Defect energetics in ZnO: A hybrid Hartree-Fock density functional study", Phys. Rev. B (Physical Review. B), 2008, vol. 77, pp. 245202-1-245202-6. cited by applicant

Oh.M et al., "Improving the Gate Stability of ZnO Thin-Film Transistors With Aluminum Oxide Dielectric Layers", J. Electrochem. Soc. (Journal of the Electrochemical Society), 2008, vol. 155, No. 12, pp. H1009-H1014. cited by applicant

Ohara.H et al., "21.3:4.0 In. QVGA AMOLED Display Using In—Ga—Zn-Oxide TFTs With a Novel Passivation Layer", SID Digest '09 : SID International Symposium Digest of Technical Papers, May 31, 2009, pp. 284-287. cited by applicant

Ohara.H et al., "Amorphous In—Ga—Zn-Oxide TFTs with Suppressed Variation for 4.0 inch QVGA AMOLED Display", AM-FPD '09 Digest of Technical Papers, Jul. 1, 2009, pp. 227-230, The Japan Society of Applied Physics. cited by applicant

Orita.M et al., “Amorphous transparent conductive oxide InGaO₃(ZnO)_m (m<4):a Zn₄s conductor”, Philosophical Magazine, 2001, vol. 81, No. 5, pp. 501-515. cited by applicant

Orita.M et al., “Mechanism of Electrical Conductivity of Transparent InGaZnO₄”, Phys. Rev. B (Physical Review. B), Jan. 15, 2000, vol. 61, No. 3, pp. 1811-1816. cited by applicant

Osada.T et al., “15.2: Development of Driver-Integrated Panel using Amorphous In—Ga—Zn-Oxide TFT”, SID Digest '09 : SID International Symposium Digest of Technical Papers, May 31, 2009, vol. 40, pp. 184-187. cited by applicant

Osada.T et al., “Development of Driver-Integrated Panel Using Amorphous In—Ga—Zn-Oxide TFT”, AM-FPD '09 Digest of Technical Papers, Jul. 1, 2009, pp. 33-36. cited by applicant

Park.J et al., “Amorphous Indium-Gallium-Zinc Oxide TFTs and Their Application for Large Size AMOLED”, AM-FPD '08 Digest of Technical Papers, Jul. 2, 2008, pp. 275-278. cited by applicant

Park.J et al., “Dry etching of ZnO films and plasma-induced damage to optical properties”, J. Vac. Sci. Technol. B (Journal of Vacuum Science & Technology B), Mar. 1, 2003, vol. 21, No. 2, pp. 800-803. cited by applicant

Park.J et al., “Electronic Transport Properties of Amorphous Indium-Gallium-Zinc Oxide Semiconductor Upon Exposure to Water”, Appl. Phys. Lett. (Applied Physics Letters) , 2008, vol. 92, pp. 072104-1-072104-3. cited by applicant

Park.J et al., “High performance amorphous oxide thin film transistors with self-aligned top-gate structure”, IEDM 09: Technical Digest of International Electron Devices Meeting, Dec. 7, 2009, pp. 191-194. cited by applicant

Park.J et al., “Improvements in the Device Characteristics of Amorphous Indium Gallium Zinc Oxide Thin-Film Transistors by Ar Plasma Treatment”, Appl. Phys. Lett. (Applied Physics Letters) , Jun. 26, 2007, vol. 90, No. 26, pp. 262106-1-262106-3. cited by applicant

Park.S et al., “Challenge to Future Displays: Transparent AM-OLED Driven by Peald Grown ZnO TFT”, IMID '07 Digest, 2007, pp. 1249-1252. cited by applicant

Park.S et al., “42.3: Transparent ZnO Thin Film Transistor for the Application of High Aperture Ratio Bottom Emission AM-OLED Display”, SID Digest '08 : SID International Symposium Digest of Technical Papers, May 20, 2008, vol. 39, pp. 629-632. cited by applicant

Prins.M et al., “A Ferroelectric Transparent Thin-Film Transistor”, Appl. Phys. Lett. (Applied Physics Letters) , Jun. 17, 1996, vol. 68, No. 25, pp. 3650-3652. cited by applicant

Sakata.J et al., “Development of 4.0-In. AMOLED Display With Driver Circuit Using Amorphous In—Ga—Zn-Oxide TFTs”, IDW '09 : Proceedings of the 16th International Display Workshops, 2009, pp. 689-692. cited by applicant

Son.K et al., “42.4L: Late-News Paper: 4 Inch QVGA AMOLED Driven by the Threshold Voltage Controlled Amorphous GIZO (Ga₂O₃—In₂O₃—ZnO) TFT”, SID Digest '08 : SID International Symposium Digest of Technical Papers, May 20, 2008, vol. 39, pp. 633-636. cited by applicant

Takahashi.M et al., “Theoretical Analysis of IGZO Transparent Amorphous Oxide Semiconductor”, IDW '08 : Proceedings of the 15th International Display Workshops, Dec. 3, 2008, pp. 1637-1640. cited by applicant

Tsuda.K et al., “Ultra Low Power Consumption Technologies for Mobile TFT-LCDs”, IDW '02 : Proceedings of the 9th International Display Workshops, Dec. 4, 2002, pp. 295-298. cited by applicant

Ueno.K et al., “Field-Effect Transistor on SrTiO₃ With Sputtered Al₂O₃ Gate Insulator”, Appl. Phys. Lett. (Applied Physics Letters) , Sep. 1, 2003, vol. 83, No. 9, pp. 1755-1757. cited by applicant

Van de Walle.C, “Hydrogen as a Cause of Doping in Zinc Oxide”, Phys. Rev. Lett. (Physical Review Letters), Jul. 31, 2000, vol. 85, No. 5, pp. 1012-1015. cited by applicant

Chinese Office Action (Application No. 201380068545.X) Dated Jun. 2, 2017. cited by applicant

Chinese Office Action (Application No. 201910189112.9) Dated Sep. 15, 2022. cited by applicant

Background/Summary

CROSS-REFERENCE TO RELATED APPLICATIONS (1) This application is a continuation of U.S. application Ser. No. 16/565,546, filed Sep. 10, 2019, now allowed, which is a continuation of U.S. application Ser. No. 15/584,064, filed May 2, 2017, now U.S. Pat. No. 10,461,101, which is a continuation of U.S. application Ser. No. 14/141,806, filed Dec. 27, 2013, now U.S. Pat. No. 9,647,010, which claims the benefit of foreign priority applications filed in Japan as Serial No. 2012-288973 on Dec. 28, 2012, and Serial No. 2013-049261 on Mar. 12, 2013, all of which are incorporated by reference.

TECHNICAL FIELD

(1) The present invention relates to an object, a method, a manufacturing method, a process, a machine, manufacture, or a composition of matter. In particular, the present invention relates to, for example, a semiconductor device, a display device, a light-emitting device, a driving method thereof, or a manufacturing method thereof. In particular, the present invention relates to, for example, a semiconductor device, a display device, or a light-emitting device each including an oxide semiconductor, and a manufacturing method thereof.

BACKGROUND ART

(2) In recent years, flat panel displays such as liquid crystal displays (LCDs) have been widespread. In a display device such as a flat panel display, pixels are arranged in the row direction and the column direction, and each pixel includes a transistor serving as a switching element, a liquid crystal element electrically connected to the transistor, and a capacitor connected to the liquid crystal element in parallel.

(3) A semiconductor film of the transistor is generally formed using a silicon semiconductor such as amorphous silicon or polysilicon (polycrystalline silicon).

(4) Metal oxides having semiconductor characteristics (hereinafter referred to as oxide semiconductors) can also be used for semiconductor films of transistors. For example, techniques for forming transistors including zinc oxide or an In—Ga—Zn-based oxide semiconductor are disclosed (see Patent Documents 1 and 2).

REFERENCES

Patent Documents

(5) [Patent Document 1] Japanese Published Patent Application No. 2007-123861 [Patent Document 2] Japanese Published Patent Application No. 2007-96055

DISCLOSURE OF INVENTION

(6) In a capacitor, a dielectric film is provided between a pair of electrodes at least one of which is formed of the same material as a gate electrode, a source electrode, a drain electrode, or the like of a transistor in many cases, and thus formed using a light-blocking film such as a metal film.

(7) With an increase in the capacitance value of a capacitor, the alignment of liquid crystal molecules of a liquid crystal element can be kept constant for a longer period in the state where an electric field is applied. When the period can be made longer in a display device capable of displaying still images, the number of times of rewriting image data can be reduced, leading to a reduction in power consumption.

(8) One of the methods for increasing the charge capacity of a capacitor is to increase the area occupied by the capacitor in a pixel, specifically, to increase the area of a region where a pair of electrodes overlap each other. However, when the area of the light-blocking conductive film is

increased in the display device in order to increase the area of the region where the pair of electrodes overlap each other, the aperture ratio of the pixel decreases, causing degradation of display quality of an image.

(9) Thus, in view of the above problems, an object of one embodiment of the present invention is to provide a semiconductor device or the like with high aperture ratio. Another object of one embodiment of the present invention is to provide a semiconductor device or the like including a capacitor whose charge capacity can be increased. Another object of one embodiment of the present invention is to provide a semiconductor device or the like that can be manufactured with a smaller number of masks in a photolithography step. Another object of one embodiment of the present invention is to provide a semiconductor device or the like with low off-state current. Another object of one embodiment of the present invention is to provide a semiconductor device or the like consuming less power. Another object of one embodiment of the present invention is to provide a semiconductor device or the like using a transparent semiconductor layer. Another object of one embodiment of the present invention is to provide a semiconductor device or the like with high reliability. Another object of one embodiment of the present invention is to provide an eye-friendly semiconductor device or the like. Another object of one embodiment of the present invention is to provide a novel semiconductor device or the like. Another object of one embodiment of the present invention is to provide a novel method for manufacturing a semiconductor device or the like.

(10) Note that the description of these objects does not disturb the existence of other objects. In one embodiment of the present invention, there is no need to achieve all the objects. Other objects will be apparent from and can be derived from the description of the specification, the drawings, the claims, and the like.

(11) One embodiment of the present invention relates to a semiconductor device including a light-transmitting capacitor one electrode of which is an oxide semiconductor layer and the other electrode of which is a light-transmitting conductive film.

(12) One embodiment of the present invention is a semiconductor device including a transistor. The semiconductor device includes a first oxide semiconductor layer and a second oxide semiconductor layer which are over a first insulating film; a source electrode layer and a drain electrode layer which are electrically connected to the first oxide semiconductor layer; a wiring electrically connected to the second oxide semiconductor layer; a second insulating film over the first insulating film, the first oxide semiconductor layer, the second oxide semiconductor layer, the source electrode layer, the drain electrode layer, and the wiring; a gate electrode layer overlapping the first oxide semiconductor layer with the second insulating film interposed therebetween; a third insulating film over the second insulating film and the gate electrode layer; a fourth insulating film over the third insulating film; and a transparent conductive film which is over the fourth insulating film and overlaps the second oxide semiconductor layer. The semiconductor device also includes a capacitor including a dielectric, at least part of the second oxide semiconductor layer as a first electrode, and at least part of the transparent conductive film as a second electrode.

(13) The first oxide semiconductor layer and the second oxide semiconductor layer are preferably formed using the same material.

(14) The first oxide semiconductor layer and the second oxide semiconductor layer preferably have an energy gap of 2.0 eV or more.

(15) One or more kinds of dopant selected from hydrogen, boron, nitrogen, fluorine, aluminum, phosphorus, arsenic, indium, tin, antimony, and a rare gas element may be added to the second oxide semiconductor layer.

(16) The dielectric may be formed using the second insulating film, the third insulating film, and the fourth insulating film.

(17) The dielectric may be formed using the third insulating film and the fourth insulating film.

(18) The dielectric may be formed using the fourth insulating film.

- (19) The third insulating film preferably has a single-layer structure or a layered structure including an oxide insulating material selected from silicon oxide, silicon oxynitride, aluminum oxide, hafnium oxide, gallium oxide, and a Ga—Zn-based metal oxide.
- (20) The fourth insulating film preferably has a single-layer structure or a layered structure including a nitride insulating material selected from silicon nitride oxide, silicon nitride, aluminum nitride, and aluminum nitride oxide.
- (21) A nitride insulating material including hydrogen may be formed between the first insulating film and the second oxide semiconductor layer.
- (22) The source electrode layer, the drain electrode layer, and the wiring may be formed over the same insulating surface.
- (23) The source electrode layer, the drain electrode layer, and the wiring may be formed using the same material.
- (24) The transparent conductive film may be electrically connected to one of the source electrode and the drain electrode.
- (25) Another embodiment of the present invention is a method for manufacturing a semiconductor device, including the steps of forming a first oxide semiconductor layer and a second oxide semiconductor layer over a first insulating film; forming a source electrode layer and a drain electrode layer which are electrically connected to the first oxide semiconductor layer and forming a wiring electrically connected to the second oxide semiconductor layer; forming a second insulating film over the first insulating film, the first oxide semiconductor layer, the second oxide semiconductor layer, the source electrode layer, the drain electrode layer, and the wiring; forming a gate electrode layer overlapping the first oxide semiconductor layer with the second insulating film interposed therebetween; forming a third insulating film over the second insulating film and the gate electrode layer; forming a fourth insulating film over the third insulating film; forming an opening in the second insulating film, the third insulating film, and the fourth insulating film so as to reach the source electrode layer or the drain electrode layer; and forming a transparent conductive film over the fourth insulating film so as to be electrically connected to the source electrode layer or the drain electrode layer through the opening, whereby forming a transistor, and a capacitor including at least part of the second oxide semiconductor layer as a first electrode, at least part of the transparent conductive film as a second electrode, and a dielectric.
- (26) The first oxide semiconductor layer and the second oxide semiconductor layer are preferably formed using the same material.
- (27) The first oxide semiconductor layer and the second oxide semiconductor layer preferably have an energy gap of 2.0 eV or more.
- (28) One or more kinds of dopant selected from hydrogen, boron, nitrogen, fluorine, aluminum, phosphorus, arsenic, indium, tin, antimony, and a rare gas element may be added to the second oxide semiconductor layer.
- (29) The dielectric may be formed using the second insulating film, the third insulating film, and the fourth insulating film.
- (30) The dielectric may be formed using the third insulating film and the fourth insulating film by etching the second insulating film over the second oxide semiconductor layer.
- (31) The dielectric may be formed using the fourth insulating film by etching the second insulating film and the third insulating film over the second oxide semiconductor layer.
- (32) The third insulating film preferably has a single-layer structure or a layered structure including an oxide insulating material selected from silicon oxide, silicon oxynitride, aluminum oxide, hafnium oxide, gallium oxide, and a Ga—Zn-based metal oxide.
- (33) The fourth insulating film preferably has a single-layer structure or a layered structure including a nitride insulating material selected from silicon nitride oxide, silicon nitride, aluminum nitride, and aluminum nitride oxide.
- (34) A nitride insulating film including hydrogen may be formed between the first insulating film

and the second oxide semiconductor layer.

(35) The source electrode layer, the drain electrode layer, and the wiring are preferably using the same material.

(36) The source electrode layer, the drain electrode layer, and the wiring are preferably formed over the same insulating surface.

(37) One embodiment of the present invention provides a semiconductor device or the like with high aperture ratio. One embodiment of the present invention provides a semiconductor device or the like including a capacitor whose charge capacity can be increased. One embodiment of the present invention provides a semiconductor device or the like that can be manufactured with a smaller number of masks in a photolithography step. One embodiment of the present invention provides a semiconductor device or the like with low off-state current. One embodiment of the present invention provides a semiconductor device or the like consuming less power. One embodiment of the present invention provides a semiconductor device or the like using a transparent semiconductor layer. One embodiment of the present invention provides a semiconductor device or the like with high reliability. One embodiment of the present invention is to provide an eye-friendly semiconductor device. One embodiment of the present invention provides a method for manufacturing a semiconductor device.

Description

BRIEF DESCRIPTION OF DRAWINGS

(1) In the accompanying drawings:

(2) FIG. 1 shows a top view illustrating a semiconductor device;

(3) FIG. 2 shows a cross-sectional view illustrating a semiconductor device;

(4) FIG. 3 shows a diagram illustrating a semiconductor device;

(5) FIGS. 4A and 4B show circuit diagrams each illustrating a pixel of a semiconductor device;

(6) FIGS. 5A and 5B show cross-sectional views illustrating a method for manufacturing a semiconductor device;

(7) FIGS. 6A and 6B show cross-sectional views illustrating a method for manufacturing a semiconductor device;

(8) FIGS. 7A and 7B show cross-sectional views each illustrating a capacitor of a semiconductor device;

(9) FIG. 8 shows a cross-sectional view illustrating a semiconductor device;

(10) FIGS. 9A and 9B show cross-sectional views each illustrating a semiconductor device;

(11) FIGS. 10A and 10B show nanobeam electron diffraction patterns;

(12) FIGS. 11A and 11B show the results of CPM measurement of an oxide semiconductor film;

(13) FIG. 12 shows the result of CPM measurement of a CAAC-OS film;

(14) FIG. 13A shows a cross-sectional TEM image of an oxide semiconductor film and FIGS. 13B to 13D show nanobeam electron diffraction patterns;

(15) FIG. 14A shows a plane TEM image of an oxide semiconductor film and FIG. 14B shows a selected-area electron diffraction pattern;

(16) FIGS. 15A to 15C show conceptual diagrams of electron diffraction intensity distribution;

(17) FIG. 16 shows a nanobeam electron diffraction pattern of a quartz glass substrate;

(18) FIG. 17 shows a nanobeam electron diffraction pattern of an oxide semiconductor film;

(19) FIGS. 18A and 18B show cross-sectional TEM images of an oxide semiconductor film;

(20) FIG. 19 shows the result of X-ray diffraction analysis of an oxide semiconductor film;

(21) FIG. 20 shows a cross-sectional TEM image of a CAAC-OS film;

(22) FIGS. 21A to 21D show electron diffraction patterns of a CAAC-OS film;

(23) FIG. 22 shows a cross-sectional TEM image of a CAAC-OS film;

- (24) FIG. 23A shows a cross-sectional TEM image of a CAAC-OS film and FIG. 23B shows an X-ray diffraction spectrum thereof;
- (25) FIGS. 24A to 24D show electron diffraction patterns of a CAAC-OS film;
- (26) FIG. 25A shows a cross-sectional TEM image of a CAAC-OS film and FIG. 25B shows an X-ray diffraction spectrum thereof;
- (27) FIGS. 26A to 26D show electron diffraction patterns of a CAAC-OS film;
- (28) FIG. 27A shows a cross-sectional TEM image of a CAAC-OS film and FIG. 27B shows an X-ray diffraction spectrum thereof;
- (29) FIGS. 28A to 28D show electron diffraction patterns of a CAAC-OS film;
- (30) FIGS. 29A to 29C show top views each illustrating a semiconductor device;
- (31) FIG. 30 shows a cross-sectional view illustrating a semiconductor device;
- (32) FIGS. 31A and 31C show cross-sectional views and FIG. 31B shows a top view illustrating a semiconductor device;
- (33) FIG. 32 shows a block diagram illustrating a configuration of an information processor having a display function;
- (34) FIGS. 33A1 and 33A2 show block diagrams and FIGS. 33B1 and 33B2 show circuit diagrams illustrating structures of a display portion of the information processor;
- (35) FIG. 34A shows a block diagram illustrating a structure of an information processor and FIG. 34B is a schematic view showing image data;
- (36) FIGS. 35A1 and 35A2 and FIGS. 35B1 and 35B2 show the effect of an information processor;
- (37) FIG. 36 shows a block diagram illustrating an information processor;
- (38) FIGS. 37A to 37C show electronic devices using a semiconductor device;
- (39) FIGS. 38A and 38B show an electronic device using a semiconductor device; and
- (40) FIGS. 39A to 39C show electronic devices using a semiconductor device.

BEST MODE FOR CARRYING OUT THE INVENTION

- (41) Hereinafter, embodiments of the present invention will be described in detail with reference to the accompanying drawings. However, the present invention is not limited to the description below, and it is easily understood by those skilled in the art that modes and details disclosed herein can be modified in various ways. Therefore, the present invention is not construed as being limited to description of the embodiments below.
- (42) In the structures of the present invention described below, the same portions or portions having similar functions are denoted by the same reference numerals in different drawings, and description thereof is not repeated. Further, the same hatching pattern is applied to portions having similar functions, and the portions are not especially denoted by reference numerals in some cases.
- (43) In each drawing described in this specification, the size, the film thickness, or the region of each component is exaggerated for clarity in some cases. Therefore, embodiments of the present invention are not limited to such scales.
- (44) The ordinal numbers such as “first” and “second” in this specification and the like are used for convenience and do not indicate the order of steps or the stacking order of layers. In addition, the ordinal numbers in this specification do not denote particular names which specify the present invention.
- (45) Note that a voltage refers to a difference between potentials of two points, and a potential refers to electrostatic energy (electric potential energy) of a unit charge at a given point in an electrostatic field. Note that in general, a difference between a potential of one point and a reference potential (e.g., a ground potential) is merely called a potential or voltage, and a potential and a voltage are used as synonymous words in many cases. Thus, in this specification, a potential may be rephrased as a voltage and a voltage may be rephrased as a potential unless otherwise specified.
- (46) In this specification, in the case where etching treatment is performed after a photolithography process, a mask formed by the photolithography process is removed.

Embodiment 1

(47) In this embodiment, a semiconductor device that is one embodiment of the present invention will be described with reference to drawings. Note that in this embodiment, a liquid crystal display device will be described as an example of the semiconductor device of one embodiment of the present invention. Note that the semiconductor device of one embodiment of the present invention can be used for other display devices.

(48) FIG. 3 illustrates an example of the semiconductor device of one embodiment of the present invention. The semiconductor device illustrated in FIG. 3 includes a pixel portion **100**; a first driver circuit **104**; a second driver circuit **106**; m scan lines **107** which are arranged in parallel or almost in parallel to each other and whose potentials are controlled by the first driver circuit **104**; and n signal lines **109** which are arranged in parallel or almost in parallel to each other and whose potentials are controlled by the second driver circuit **106**. The pixel portion **100** includes a plurality of pixels **101** arranged in a matrix. The semiconductor device also includes capacitor lines **115** (not illustrated in FIG. 3). The capacitor lines **115** are arranged in parallel or almost in parallel to the scan lines **107** or the signal lines **109**.

(49) Each scan line **107** is electrically connected to the n pixels **101** in the corresponding row among the pixels **101** arranged in m rows and n columns in the pixel portion **100**. Each signal line **109** is electrically connected to the m pixels **101** in the corresponding column among the pixels **101** arranged in m rows and n columns. Note that m and n are each an integer of 1 or more. Each capacitor line **115** is electrically connected to then pixels **101** in the corresponding row among the pixels **101** arranged in m rows and n columns. Note that in the case where the capacitor lines **115** are arranged in parallel or almost in parallel to the signal lines **109**, each capacitor line **115** is electrically connected to the m pixels **101** in the corresponding column among the pixels **101** arranged in m rows and n columns.

(50) Note that the first driver circuit **104** may have a function of supplying a signal for switching a transistor connected to the scan line **107**; for example, may serve as a scan line driver circuit. Further, the second driver circuit **106** may have a function of supplying an image signal to a transistor connected to the signal line **109**; for example, may serve as a signal line driver circuit. Note that the first driver circuit **104** and the second driver circuit **106** may supply another signal without limitation to the above.

(51) Since the liquid crystal display device is described as an example in this embodiment, the wirings connected to the first driver circuit **104** are referred to as the scan line **107** and the capacitor line **115** and the wiring connected to the second driver circuit **106** is referred to as the signal line **109** for convenience; however, the functions of the wirings are not limited by the names.

(52) FIG. 1 shows a top view illustrating an example of a structure of the pixel **101** included in the above semiconductor device. Note that in FIG. 1, a liquid crystal layer and one of a pair of electrodes included in the liquid crystal element are omitted.

(53) In the pixel **101** illustrated in FIG. 1, the scan line **107** extends in the direction substantially perpendicular to the signal line **109** (in the row direction). The signal line **109** extends in the direction substantially perpendicular to the scan line **107** (in the column direction). The capacitor line **115** extends in the direction parallel to the signal line **109**. Note that the scan line **107** is electrically connected to the first driver circuit **104** (see FIG. 3) and the signal line **109** is electrically connected to the second driver circuit **106** (see FIG. 3).

(54) The transistor **103** is provided in the vicinity of a region where the scan line **107** intersects the signal line **109**. The transistor **103** includes at least a semiconductor film **111** including a channel formation region, a gate electrode, a gate insulating film (not illustrated in FIG. 1), a source electrode, and a drain electrode. A portion of the scan line **107** which overlaps the semiconductor film **111** functions as the gate electrode of the transistor **103**. A portion of the signal line **109** which overlaps the semiconductor film **111** functions as one of the source electrode and the drain electrode of the transistor **103**. A portion of a conductive film **113** which overlaps the

semiconductor film **111** functions as the other of the source electrode and the drain electrode of the transistor **103**. Thus, the gate electrode, the source electrode, and the drain electrode are referred to as the scan line **107**, the signal line **109**, and the conductive film **113**, respectively, in some cases. Further, in FIG. **1**, an edge of the scan line **107** is on the outer side of an edge of the semiconductor film **111** when seen from above. Thus, the scan line **107** functions as a light-blocking film for blocking the external light. For this reason, the semiconductor film **111** included in the transistor is not irradiated with light, so that variation in the electrical characteristics of the transistor can be reduced.

(55) In one embodiment of the present invention, an oxide semiconductor is preferably used for the semiconductor film **111**. When a transistor is manufactured using an oxide semiconductor under the optimum conditions, the off-state current of the transistor can be significantly reduced, leading to a reduction in the power consumption of the semiconductor device.

(56) Note that the transistor including an oxide semiconductor used in one embodiment of the present invention is an n-channel transistor. Oxygen vacancies in an oxide semiconductor might generate carriers, which might cause to degrade the electrical characteristics and reliability of the transistor. For example, in some cases, the threshold voltage of the transistor shifts in the negative direction, and drain current flows when gate voltage is 0 V. A transistor in which drain current flows when gate voltage is 0 V is referred to as a normally-on transistor, whereas a transistor in which substantially no drain current flows when gate voltage is 0 V is referred to as a normally-off transistor.

(57) Accordingly, when an oxide semiconductor is used for the semiconductor film **111**, it is preferable that defects (typically oxygen vacancies) in the oxide semiconductor film **111** be reduced as much as possible. For example, it is preferable that the spin density of the oxide semiconductor film (the density of defects in the oxide semiconductor film) at a g-value of 1.93 in electron spin resonance spectroscopy in which a magnetic field is applied in parallel to the film surface be reduced to lower than or equal to the lower detection limit of measurement equipment. When the defects in the oxide semiconductor film are reduced as much as possible, the transistor **103** can be prevented from being normally on, leading to an improvement in the electrical characteristics and reliability of the semiconductor device.

(58) The shift of the threshold voltage of a transistor in the negative direction is caused in some cases by hydrogen (including a hydrogen compound such as water) contained in an oxide semiconductor as well as by oxygen vacancies. Part of hydrogen contained in the oxide semiconductor contributes to the formation of donor levels to generate electrons serving as carriers. Thus, a transistor including an oxide semiconductor that contains hydrogen is likely to be normally on.

(59) In view of the above, when an oxide semiconductor is used for the semiconductor film **111**, it is preferable that hydrogen in the oxide semiconductor film **111** be reduced as much as possible. Specifically, the semiconductor film **111** is formed so as to have a region where the concentration of hydrogen measured by secondary ion mass spectrometry (SIMS) is lower than 5×10^{18} atoms/cm³, preferably lower than or equal to 1×10^{18} atoms/cm³, more preferably lower than or equal to 5×10^{17} atoms/cm³, and still more preferably lower than or equal to 1×10^{16} atoms/cm³.

(60) Furthermore, the semiconductor film **111** is preferably formed so as to have a region where the concentration of alkali metals or alkaline earth metals which is measured by secondary ion mass spectrometry (SIMS) is lower than or equal to 1×10^{18} atoms/cm³, preferably lower than or equal to 2×10^{16} atoms/cm³. This is because an alkali metal and an alkaline earth metal might generate carriers when bonded to an oxide semiconductor, in which case the off-state current of the transistor **103** might be increased.

(61) Further, when nitrogen is contained in the oxide semiconductor film **111**, electrons serving as carriers are generated and the carrier density increases, so that the semiconductor film easily

becomes n-type. Thus, a transistor including an oxide semiconductor which contains nitrogen is likely to be normally on. For this reason, nitrogen in the oxide semiconductor film **111** is preferably reduced as much as possible; for example, the semiconductor film **111** is preferably formed so as to have a region where the concentration of nitrogen is lower than or equal to 5×10^{18} atoms/cm³.

(62) When such an oxide semiconductor film highly purified by reducing impurities (such as hydrogen, nitrogen, an alkali metal, and an alkaline earth metal) as much as possible is used as the semiconductor film **111**, the transistor **103** can be prevented from being normally on, so that the off-state current of the transistor **103** can be significantly reduced. Accordingly, a semiconductor device having good electrical characteristics can be manufactured. Further, a semiconductor device with improved reliability can be manufactured.

(63) Various experiments can prove the low off-state current of a transistor including a highly purified oxide semiconductor film. For example, even when an element has a channel width of $1 \times 10^6 \mu\text{m}$ and a channel length (L) of $10 \mu\text{m}$, the off-state current can be made less than or equal to the measurement limit of a semiconductor parameter analyzer, i.e., less than or equal to 1×10^{-13} A, at a voltage (drain voltage) between the source electrode and the drain electrode of 1 V to 10 V. In this case, it can be found that the off-state current corresponding to a value obtained by dividing the off-state current by the channel width of the transistor is lower than or equal to 100 zA/mm. Further, the off-state current was measured with the use of a circuit in which a capacitor and a transistor are connected to each other and charge that flows in or out from the capacitor is controlled by the transistor. In the measurement, a highly purified oxide semiconductor film was used for a channel formation region of the transistor, and the off-state current of the transistor was measured from a change in the amount of charge of the capacitor per unit time. As a result, it was found that in the case where the voltage between the source electrode and the drain electrode of the transistor was 3 V, an extremely low off-state current of several tens of yoctoamperes per micrometer (yA/ μm) was able to be obtained. Thus, it can be said that the transistor including the highly purified oxide semiconductor film has a significantly low off-state current.

(64) In FIG. **1**, the conductive film **113** is electrically connected to a pixel electrode **121** through an opening **117**. The pixel electrode **121** is one of a pair of electrodes of the liquid crystal element which is formed using a light-transmitting conductive film.

(65) A capacitor **105** is formed using the following: a semiconductor film **119** made of a light-transmitting oxide semiconductor which is used as one electrode, the light-transmitting pixel electrode **121** used as the other electrode, and a light-transmitting insulating film (not illustrated in FIG. **1**) included in the transistor **103** which is used as a dielectric film. That is, the capacitor **105** transmits light. Further, the semiconductor film **119** used as one electrode of the capacitor **105** is electrically connected to the capacitor line **115**.

(66) Since the capacitor **105** transmits light as described above, light can pass through a region where the liquid crystal element overlaps the capacitor **105**. Hence, a high aperture ratio of, for example, 55% or more, or 60% or more is achieved even when the capacitor **105** occupies a large area in the pixel **101**. In addition, it is possible to obtain a semiconductor device with increased charge capacity of the capacitor.

(67) For example, in a liquid crystal display device with high resolution, the area of a pixel itself is reduced, though there is a limitation on a reduction in the pixel area because a capacitor needs to keep charge capacity. This causes a reduction in aperture ratio in a liquid crystal display device with high resolution. On the other hand, the capacitor **105** shown in this embodiment transmits light; therefore, in each pixel including the capacitor **105**, the aperture ratio can be increased while enough charge capacity is maintained. It is typically preferable that the capacitor **105** be used for a high-resolution liquid crystal display device with a pixel density of 200 ppi or more, or 300 ppi or more. Moreover, one embodiment of the present invention which enables an increase in aperture ratio leads to an efficient use of light from a light source such as a backlight, and a reduction in the

power consumption of the display device.

(68) FIG. 2 illustrates a cross section along dashed-dotted lines A1-A2, B1-B2, and C1-C2 in FIG. 1 and a cross section of a transistor used for the first driver circuit 104 in FIG. 3. Note that the top view of the first driver circuit 104 is omitted, and the cross section of the first driver circuit 104 is denoted by D1-D2 in FIG. 2. The transistor used for the first driver circuit 104 can also be used for the second driver circuit 106.

(69) First, description will be made on the cross-sectional structure of the pixel 101 along dashed-dotted lines A1-A2, B1-B2, and C1-C2.

(70) A base insulating film 110 is provided over a substrate 102, and the semiconductor films 111 and 119 are provided over the base insulating film 110. The signal line 109 including one of the source electrode and the drain electrode of the transistor 103, and the conductive film 113 including the other of the source electrode and the drain electrode of the transistor 103 are provided over the semiconductor film 111. The capacitor line 115 is provided over the semiconductor film 119. A gate insulating film 127 is provided over the semiconductor films 111 and 119, the signal line 109, the conductive film 113, and the capacitor line 115, and the scan line 107 overlaps the semiconductor film 111 with the gate insulating film 127 interposed therebetween. An insulating film 129, an insulating film 131, and an insulating film 132 which function as protective insulating films of the transistor 103 are provided over the gate insulating film 127, the signal line 109, the semiconductor film 111, the conductive film 113, and the semiconductor film 119. The insulating films 129, 131, and 132 include the opening 117 (see FIG. 1) reaching the conductive film 113, and the pixel electrode 121 (see FIG. 1) is provided to cover the opening.

(71) In this embodiment, one of a pair of electrodes of the capacitor 105 is the semiconductor film 119 that is formed over the base insulating film 110 in the same step as the semiconductor film 111, the other of the electrodes is the pixel electrode 121, and a dielectric film between the pair of electrodes is the insulating films 129, 131, and 132.

(72) Note that a dopant may be added to the semiconductor film 119. In the case where the semiconductor film 119 is an oxide semiconductor film, for example, one or more kinds of dopant selected from hydrogen, boron, nitrogen, fluorine, aluminum, phosphorus, arsenic, indium, tin, antimony, and a rare gas element may be added to the semiconductor film 119, so that an n-type oxide semiconductor layer with increased conductivity can be obtained. In other words, the semiconductor film 119 is a conductive film and can be used as one of the electrodes of the capacitor.

(73) Note that it is preferable that the semiconductor film 119 serving as a conductive film have a hydrogen concentration higher than that in the semiconductor film 111. In the semiconductor film 119, the hydrogen concentration measured by secondary ion mass spectrometry (SIMS) is greater than or equal to 8×10^{19} atoms/cm³, preferably greater than or equal to 1×10^{20} atoms/cm³, and more preferably greater than or equal to 5×10^{20} atoms/cm³. In the semiconductor film 111, the hydrogen concentration measured by SIMS is less than or equal to 5×10^{19} atoms/cm³, preferably less than or equal to 5×10^{18} atoms/cm³, more preferably less than or equal to 1×10^{18} atoms/cm³, still more preferably less than or equal to 5×10^{17} atoms/cm³, and further preferably less than or equal to 1×10^{16} atoms/cm³.

(74) The resistivity of the semiconductor film 119 serving as a conductive film is lower than that of the semiconductor film 111. The resistivity of the semiconductor film 119 is preferably greater than or equal to 1×10^{-8} times and less than or equal to 1×10^{-1} times the resistivity of the semiconductor film 111. The resistivity of the semiconductor film 119 is typically greater than or equal to 1×10^{-3} Ωcm and less than 1×10^4 Ωcm, preferably greater than or equal to 1×10^{-3} Ωcm and less than 1×10^{-1} Ωcm.

(75) Note that the semiconductor film 119 can be formed using a material different from that of the semiconductor film 111 or the semiconductor film 231. In other words, the semiconductor film 119

can be formed in a process different from that of the semiconductor film **111** or the semiconductor film **231**.

(76) Note that a semiconductor film that is formed in a manner similar to that of the semiconductor film **119** can be used for forming a resistor. Further, a protective circuit can be formed using the resistor. The protective circuit protects against damage from static electricity or the like.

(77) Next, description will be made on the structure of the transistor provided in the first driver circuit **104**.

(78) A conductive film **241** is provided over the substrate **102**, and the base insulating film **110** is provided over the substrate **102** and the conductive film **241**. The semiconductor film **231** is provided over the base insulating film **110** and overlaps the conductive film **241**. A wiring **229** serving as one of a source electrode and a drain electrode of the transistor **223** and a wiring **233** serving as the other of the source electrode and the drain electrode of the transistor **223** are provided over the semiconductor film **231**. The gate insulating film **127** is provided over the semiconductor film **231** and the wirings **229** and **233**, and a gate electrode **227** is provided over a region of the gate insulating film **127** which overlaps the semiconductor film **231**. The insulating films **129**, **131**, and **132** which function as protective insulating films of the transistor **223** are provided over the gate insulating film **127** and the gate electrode **227**. Note that the transistor in the first driver circuit **104** does not necessarily include the conductive film **241**.

(79) The transistor **223** includes the conductive film **241** which overlaps the gate electrode **227** with the semiconductor film **231** interposed therebetween, so that it is possible to reduce variation in gate voltage at which an on-current rises at different drain voltages. It is also possible to control a current flowing between the wiring **229** and the wiring **233** at a surface of the semiconductor film **231** facing the conductive film **241**, whereby variation in the electrical characteristics between transistors can be reduced. Further, the conductive film **241** allows the semiconductor film **231** to be less influenced by a change in ambient electric field, leading to an improvement in the reliability of the transistor. Further, when the potential of the conductive film **241** is equal to or almost equal to the minimum potential (V_{ss} ; for example, the potential of the wiring **229** in the case where the potential of the wiring **229** is a reference potential), variation in the threshold voltage of the transistor can be reduced and the reliability of the transistor can be improved.

(80) Note that the insulating film provided over the gate insulating film **127**, the scan line **107**, and the gate electrode **227** is not limited to the aforementioned three-layer film, and may have one-, two-, or four- or more layer structure.

(81) Then, the components of the above structure will be described in detail.

(82) There is no particular limitation on the material and the like of the substrate **102** as long as the material has heat resistance enough to withstand at least heat treatment performed in a manufacturing process of the semiconductor device. Examples of the substrate are a glass substrate, a ceramic substrate, and a plastic substrate, and as the glass substrate, an alkali-free glass substrate such as a barium borosilicate glass substrate, an aluminoborosilicate glass substrate, or an aluminosilicate glass substrate is preferably used. Alternatively, a non-light-transmitting substrate such as a stainless steel alloy substrate may be used, in which case a surface of the substrate is preferably provided with an insulating film. As the substrate **102**, any of the following may alternatively be used: a quartz substrate, a sapphire substrate, a single crystal semiconductor substrate, a polycrystalline semiconductor substrate, a compound semiconductor substrate, a silicon on insulator (SOI) substrate, and the like.

(83) The base insulating film **110** is formed to have a single-layer structure or a layered structure using, for example, any of insulating materials such as silicon oxide, silicon oxynitride, silicon nitride oxide, silicon nitride, aluminum oxide, hafnium oxide, gallium oxide, and a Ga—Zn-based metal oxide. Part of the base insulating film **110** has a thickness of 30 nm to 500 nm, preferably 150 nm to 400 nm.

(84) It is preferable that an oxide semiconductor film be used as the semiconductor film **111**, the

semiconductor film **119**, and the semiconductor film **231**. The oxide semiconductor film can be amorphous, single-crystalline, or polycrystalline. The thickness of part of the semiconductor film **111** is greater than or equal to 1 nm and less than or equal to 100 nm, preferably greater than or equal to 1 nm and less than or equal to 50 nm, more preferably greater than or equal to 1 nm and less than or equal to 30 nm, and still more preferably greater than or equal to 3 nm and less than or equal to 20 nm.

(85) Note that a light-blocking film can be provided under the base insulating film **110** so as to hide a channel region of the semiconductor film **111**. The light-blocking film may be formed at the same time as the conductive film **241**, for example.

(86) The oxide semiconductor that can be used for the semiconductor films **111**, **119**, and **231** has an energy gap of 2 eV or more, preferably 2.5 eV or more, and more preferably 3 eV or more, and less than 3.9 eV, preferably less than 3.7 eV, and more preferably less than 3.5 eV. The use of such an oxide semiconductor having a wide energy gap can reduce the off-state current of the transistor **103**. In addition, such an oxide semiconductor has high visible-light transmittance and can be used for one electrode of the capacitor **105**, so that the capacitor **105** transmits light, resulting in an increase in the aperture ratio of a pixel in a liquid crystal display device or the like.

(87) When the oxide semiconductor film has n-type conductivity, the optical band gap of the oxide semiconductor film can be greater than or equal to 2.4 eV and less than or equal to 3.1 eV, or greater than or equal to 2.6 eV and less than or equal to 3.0 eV. In the case where an oxide semiconductor film used as the semiconductor film **119** is, for example, an In—Ga—Zn-based metal oxide film with an atomic ratio of In:Ga:Zn=1:1:1, the oxide semiconductor film has an optical band gap of 3.15 eV. Further, an indium tin oxide used for the pixel electrode **121** or the like has an optical band gap of 3.7 eV to 3.9 eV. Accordingly, the highest energy visible light and ultraviolet light which pass through the pixel electrode **121** can be absorbed in the semiconductor film **119**. Since damage of the highest energy visible light and ultraviolet light on eyes has been concerned, it can be said that the semiconductor device including the light-transmitting capacitor **105** in the pixel **101** is an eye-friendly device. Note that the capacitor **105** does not need to overlap all the area of the pixel **101**. The highest energy visible light and ultraviolet light can be absorbed when the capacitor **105** overlaps at least part of the pixel **101**.

(88) The oxide semiconductor used for the semiconductor films **111**, **119**, and **231** preferably contains at least indium (In) or zinc (Zn). Alternatively, the oxide semiconductor preferably contains both In and Zn. In order to reduce variation in the electrical characteristics of the transistors including the oxide semiconductor, the oxide semiconductor preferably contains one or more stabilizers in addition to one of or both In and Zn.

(89) Examples of the stabilizers are gallium (Ga), tin (Sn), hafnium (Hf), aluminum (Al), and zirconium (Zr). Other examples of the stabilizers are lanthanoids such as lanthanum (La), cerium (Ce), praseodymium (Pr), neodymium (Nd), samarium (Sm), europium (Eu), gadolinium (Gd), terbium (Tb), dysprosium (Dy), holmium (Ho), erbium (Er), thulium (Tm), ytterbium (Yb), and lutetium (Lu).

(90) For the oxide semiconductor that can be used for the semiconductor films **111**, **119**, and **231**, the following can be used for example: an indium oxide; a tin oxide; a zinc oxide; an oxide containing two kinds of metals, such as an In—Zn-based oxide, a Sn—Zn-based oxide, an Al—Zn-based oxide, a Zn—Mg-based oxide, a Sn—Mg-based oxide, an In—Mg-based oxide, or an In—Ga-based oxide; an oxide containing three kinds of metals, such as an In—Ga—Zn-based oxide (also referred to as IGZO), an In—Al—Zn-based oxide, an In—Sn—Zn-based oxide, a Sn—Ga—Zn-based oxide, an Al—Ga—Zn-based oxide, a Sn—Al—Zn-based oxide, an In—Hf—Zn-based oxide, an In—Zr—Zn-based oxide, an In—Ti—Zn-based oxide, an In—Sc—Zn-based oxide, an In—Y—Zn-based oxide, an In—La—Zn-based oxide, an In—Ce—Zn-based oxide, an In—Pr—Zn-based oxide, an In—Nd—Zn-based oxide, an In—Sm—Zn-based oxide, an In—Eu—Zn-based oxide, an In—Gd—Zn-based oxide, an In—Tb—Zn-based oxide, an In—Dy—Zn-based oxide, an

In—Ho—Zn-based oxide, an In—Er—Zn-based oxide, an In—Tm—Zn-based oxide, an In—Yb—Zn-based oxide, or an In—Lu—Zn-based oxide; or an oxide containing four kinds of metals, such as an In—Sn—Ga—Zn-based oxide, an In—Hf—Ga—Zn-based oxide, an In—Al—Ga—Zn-based oxide, an In—Sn—Al—Zn-based oxide, an In—Sn—Hf—Zn-based oxide, or an In—Hf—Al—Zn-based oxide.

(91) Here, an “In—Ga—Zn-based oxide” means an oxide containing In, Ga, and Zn as its main components and there is no particular limitation on the ratio of In, Ga, and Zn. Further, the In—Ga—Zn-based oxide may contain a metal element other than In, Ga, and Zn.

(92) Alternatively, a material represented by $\text{InMO}_{\text{sub.3}}(\text{ZnO})_{\text{sub.m}}$ ($m > 0$) may be used as an oxide semiconductor. Note that M represents one or more metal elements selected from Ga, Fe, Mn, and Co, or the above element as a stabilizer.

(93) For example, an In—Ga—Zn-based metal oxide with an atomic ratio of In:Ga:Zn=1:1:1 ($=\frac{1}{3}:\frac{1}{3}:\frac{1}{3}$), In:Ga:Zn=2:2:1 ($=\frac{2}{5}:\frac{2}{5}:\frac{1}{5}$), or In:Ga:Zn=3:1:2 ($=\frac{1}{2}:\frac{1}{6}:\frac{1}{3}$). Alternatively, an In—Sn—Zn-based metal oxide with an atomic ratio of In:Sn:Zn=1:1:1 ($=\frac{1}{3}:\frac{1}{3}:\frac{1}{3}$), In:Sn:Zn=2:1:3 ($=\frac{1}{3}:\frac{1}{6}:\frac{1}{2}$), or In:Sn:Zn=2:1:5 ($=\frac{1}{4}:\frac{1}{8}:\frac{5}{8}$) may be used. Note that the proportion of each atom in the atomic ratio of the metal oxide varies within a range of $\pm 20\%$ as an error.

(94) Note that without limitation to the materials given above, a material with an appropriate atomic ratio depending on semiconductor characteristics and electrical characteristics (field-effect mobility, threshold voltage, and the like) may be used. Further, it is preferable to appropriately set the carrier density, the impurity concentration, the defect density, the atomic ratio of a metal element and oxygen, the interatomic distance, the density, or the like in order to obtain necessary semiconductor characteristics. For example, high field-effect mobility is achieved relatively easily in the case of using an In—Sn—Zn oxide. Also in the case of using an In—Ga—Zn-based oxide, field-effect mobility can be increased by reducing the defect density in a bulk.

(95) The signal line **109**, the conductive film **113**, the capacitor line **115**, and the wirings **229** and **233** are preferably formed using a low-resistant metal film in order to reduce resistance loss. The signal line **109**, the conductive film **113**, the capacitor line **115**, and the wirings **229** and **233** can be formed to have a single-layer structure or a layered structure using any of metal materials such as molybdenum (Mo), titanium (Ti), tungsten (W), tantalum (Ta), aluminum (Al), copper (Cu), chromium (Cr), neodymium (Nd), and scandium (Sc), or an alloy material which contains any of these materials as its main component.

(96) The signal line **109**, the conductive film **113**, the capacitor line **115**, and the wirings **229** and **233** may have, for example, a single-layer structure using aluminum containing silicon, a two-layer structure in which titanium is stacked over aluminum, a two-layer structure in which titanium is stacked over titanium nitride, a two-layer structure in which tungsten is stacked over titanium nitride, a two-layer structure in which tungsten is stacked over tantalum nitride, a two-layer structure in which copper is stacked over a copper-magnesium-aluminum alloy, and a three-layer structure in which titanium nitride, copper, and tungsten are stacked in this order.

(97) The signal line **109**, the conductive film **113**, the capacitor line **115**, and the wirings **229** and **233** are preferably formed using, for example, aluminum or copper which is a low-resistant material. When aluminum or copper is used, signal delay is reduced and the display quality can be improved. Note that aluminum has low heat resistance, which tends to cause defects due to a hillock, a whisker, or migration. In order to prevent migration of aluminum, a metal material having a higher melting point than aluminum, such as molybdenum, titanium, or tungsten, is preferably stacked over aluminum. Also when copper is used, in order to prevent a defect due to migration and diffusion of copper elements, a metal material having a higher melting point than copper, such as molybdenum, titanium, or tungsten, is preferably stacked over copper.

(98) The signal line **109**, the conductive film **113**, the capacitor line **115**, and the wirings **229** and **233** can also be formed using a light-transmitting conductive material that can be used for the pixel electrode **121**. Note that in the case where the semiconductor device of one embodiment of the

present invention is a reflective display device, a non-light-transmitting conductive material can be used for the pixel electrode **121** or the substrate **102**.

(99) The gate insulating film **127** is formed to have a single-layer structure or a layered structure using, for example, any of insulating materials such as silicon oxide, silicon oxynitride, silicon nitride oxide, silicon nitride, aluminum oxide, hafnium oxide, gallium oxide, and a Ga—Zn-based metal oxide. In order to improve the characteristics of the interface between the gate insulating film **127** and the oxide semiconductor film **111**, a region in the gate insulating film **127** which is in contact with at least the semiconductor film **111** is preferably formed using an insulating film containing oxygen.

(100) Further, it is possible to prevent outward diffusion of oxygen from the oxide semiconductor film **111** and entry of hydrogen, water, or the like into the oxide semiconductor film from the outside by using an insulating film having a barrier property against oxygen, hydrogen, water, and the like for the gate insulating film **127**. Examples of the insulating film having a barrier property against oxygen, hydrogen, water, and the like are an aluminum oxide film, an aluminum oxynitride film, a gallium oxide film, a gallium oxynitride film, an yttrium oxide film, an yttrium oxynitride film, a hafnium oxide film, a hafnium oxynitride film, and a silicon nitride film.

(101) The gate insulating film **127** may be formed using a high-k material such as hafnium silicate ($\text{HfSiO}_{\text{sub.x}}$), hafnium silicate containing nitrogen ($\text{HfSi}_{\text{sub.x}}\text{O}_{\text{sub.y}}\text{N}_{\text{sub.z}}$), hafnium aluminate containing nitrogen ($\text{HfAl}_{\text{sub.x}}\text{O}_{\text{sub.y}}\text{N}_{\text{sub.z}}$), hafnium oxide, or yttrium oxide, in which case gate leakage current of the transistor **103** can be reduced.

(102) The gate insulating film **127** preferably has the following layered structure. It is preferable that a silicon nitride film having few defects be provided as a first silicon nitride film, a silicon nitride film from which little hydrogen and ammonia are released be provided as a second silicon nitride film over the first silicon nitride film, and any of the insulating films containing oxygen listed as those used for the gate insulating film **127** be provided over the second silicon nitride film.

(103) The second silicon nitride film preferably used is a silicon nitride film which releases hydrogen molecules less than 5×10^{21} molecules/cm³, preferably less than or equal to 3×10^{21} molecules/cm³, and more preferably less than or equal to 1×10^{21} molecules/cm³, and releases ammonia molecules less than 1×10^{22} molecules/cm³, preferably less than or equal to 5×10^{21} molecules/cm³, and more preferably less than or equal to 1×10^{21} molecules/cm³ by thermal desorption spectroscopy. When the first silicon nitride film and the second silicon nitride film are used as part of the gate insulating film **127**, the gate insulating film **127** can be a film which has few defects and from which little hydrogen and ammonia are released. Thus, it is possible to reduce the amount of hydrogen and nitrogen contained in the gate insulating film **127** which enter the semiconductor film **111**.

(104) In the case where the trap levels (also referred to as interface states) are present at the interface between an oxide semiconductor film and a gate insulating film or in the gate insulating film in a transistor including an oxide semiconductor, a shift of the threshold voltage of the transistor, typically, a negative shift of the threshold voltage is likely to occur. The trap levels also cause an increase in the subthreshold swing (S value) showing a gate voltage needed for changing the drain current by an order of magnitude when the transistor is turned on. There is also a problem in that the electrical characteristics do not vary uniformly but are different among transistors.

Therefore, when a silicon nitride film having few defects is used as a gate insulating film and an insulating film containing oxygen is provided in contact with the semiconductor film **111**, a negative shift of the threshold voltage can be reduced and an increase in S value can be minimized.

(105) The thickness of the gate insulating film **127** is greater than or equal to 5 nm and less than or equal to 400 nm, preferably greater than or equal to 10 nm and less than or equal to 300 nm, and more preferably greater than or equal to 50 nm and less than or equal to 250 nm.

(106) The scan line **107**, the gate electrode **227**, and the conductive film **241** can be formed to have a single-layer structure or a layered structure using any of the materials that can be used for the

signal line **109**, the conductive film **113**, the capacitor line **115**, and the wirings **229** and **233**.

(107) Further, the scan line **107**, the gate electrode **227**, and the conductive film **241** can be partly formed using a metal oxide containing nitrogen, specifically, an In—Ga—Zn-based oxide containing nitrogen, an In—Sn-based oxide containing nitrogen, an In—Ga-based oxide containing nitrogen, an In—Zn-based oxide containing nitrogen, a Sn-based oxide containing nitrogen, an In-based oxide containing nitrogen, or a metal nitride (InN, SnN, or the like) film. These materials each have a work function higher than or equal to 5 eV (electron volts). In the case where the semiconductor film **111** of the transistor **103** is formed using an oxide semiconductor, the use of a metal oxide containing nitrogen for the scan line **107** (the gate electrode of the transistor **103**) allows the threshold voltage of the transistor **103** to shift in the positive direction, i.e., the transistor can have normally-off characteristics. For example, in the case where an In—Ga—Zn-based oxide containing nitrogen is used, it is possible to use an In—Ga—Zn-based oxide having a nitrogen concentration at least higher than that in the semiconductor film **111**, specifically an In—Ga—Zn-based oxide having a nitrogen concentration of 7 at. % or higher can be used.

(108) The insulating films **129** and **131** can be formed to have a single-layer structure or a layered structure using, for example, any of oxide insulating materials such as silicon oxide, silicon oxynitride, aluminum oxide, hafnium oxide, gallium oxide, and a Ga—Zn-based metal oxide.

(109) Part of the insulating film **129** has a thickness of 5 nm to 150 nm, preferably 5 nm to 50 nm, and more preferably 10 nm to 30 nm. Part of the insulating film **131** has a thickness of 30 nm to 500 nm, preferably 150 nm to 400 nm.

(110) Further, one or both of the insulating films **129** and **131** is preferably an oxide insulating film in which the oxygen content is higher than that in the stoichiometric composition. In that case, oxygen can be prevented from being released from the oxide semiconductor film, and the oxygen contained in an oxygen excess region can be diffused into the oxide semiconductor film through the gate insulating film **127** to fill oxygen vacancies. For example, the oxygen vacancies in the oxide semiconductor film can be filled by using an oxide insulating film having the following feature: the number of oxygen molecules released from the oxide insulating film by heat treatment at a temperature higher than or equal to 100° C. and lower or equal to 700° C., preferably higher than or equal to 100° C. and lower than or equal to 500° C. is greater than or equal to 1.0×10^{18} molecules/cm³ when measured by thermal desorption spectroscopy (hereinafter referred to as TDS). Note that an oxide insulating film partly including a region in which the oxygen content is higher than that in the stoichiometric composition (oxygen excess region) may be used as one or both of the insulating films **129** and **131**. When such an oxygen excess region is present in a region overlapping at least the semiconductor film **111**, oxygen is prevented from being released from the oxide semiconductor film and the oxygen contained in the oxygen excess region can be diffused into the oxide semiconductor film to fill oxygen vacancies.

(111) In the case where the insulating film **131** is an oxide insulating film in which the oxygen content is higher than that in the stoichiometric composition, the insulating film **129** is preferably an oxide insulating film through which oxygen penetrates. Oxygen which enters the insulating film **129** from the outside does not completely penetrate through the insulating film **129** to be diffused and part thereof remains in the insulating film **129**. Further, there is oxygen which is contained in the insulating film **129** from the first and is diffused from the insulating film **129** to the outside. Thus, the insulating film **129** preferably has a high coefficient of diffusion of oxygen.

(112) Further, one or both of the insulating films **129** and **131** is preferably an insulating film having a barrier property against nitrogen. For example, a dense oxide insulating film can have a barrier property against nitrogen. Specifically, it is preferable to use an oxide insulating film which can be etched at a rate less than or equal to 10 nm per minute when the temperature is 25° C. and 0.5 wt % of fluoric acid is used.

(113) In the case where an oxide insulating film containing nitrogen, such as a silicon oxynitride film or a silicon nitride oxide film, is used as one or both of the insulating films **129** and **131**, the

nitrogen-containing oxide insulating film is preferably formed so as to have a region where the nitrogen concentration measured by secondary ion mass spectrometry (SIMS) is higher than or equal to the lower limit of measurement by SIMS and lower than 3×10^{20} atoms/cm³, preferably higher than or equal to 1×10^{18} atoms/cm³ and lower than or equal to 1×10^{20} atoms/cm³. In that case, the amount of nitrogen which enters the semiconductor film **111** included in the transistor **103** can be reduced and the number of defects in the nitrogen-containing oxide insulating film itself can be reduced.

(114) The insulating film **132** can be formed using a nitride insulating material such as silicon nitride oxide, silicon nitride, aluminum nitride, or aluminum nitride oxide to have a single-layer structure or a layered structure.

(115) As the insulating film **132**, a nitride insulating film with a low hydrogen content may be provided. The nitride insulating film is as follows, for example: the number of hydrogen molecules released from the nitride insulating film is less than 5.0×10^{21} molecules/cm³, preferably less than 3.0×10^{21} molecules/cm³, and more preferably less than 1.0×10^{21} molecules/cm³ when measured by TDS in which heat treatment is performed at a film surface temperature of higher than or equal to 100° C. and lower or equal to 700° C., preferably higher than or equal to 100° C. and lower than or equal to 500° C.

(116) Part of the insulating film **132** preferably has a thickness large enough to prevent entry of impurities such as hydrogen and water from the outside. For example, the thickness of the insulating film **132** is greater than or equal to 50 nm and less than or equal to 200 nm, preferably greater than or equal to 50 nm and less than or equal to 150 nm, and more preferably greater than or equal to 50 nm and less than or equal to 100 nm. When the insulating film **132** is provided, impurities such as carbon are blocked by the insulating film **132** so as to minimize the transfer of impurities to the semiconductor film **111** of the transistor **103** and the semiconductor film **231** of the transistor **223**; thus, variation in the electrical characteristics of the transistors can be reduced.

(117) In the case where a one-layer insulating film is provided over the gate insulating film **127**, the scan line **107**, and the gate electrode **227**, the insulating film **131** is preferably provided. In the case where a two-layer insulating film is provided, the insulating film **131** and the insulating film **132** are preferably provided in this order from the side of the semiconductor film.

(118) An oxide insulating film formed by a chemical vapor deposition (CVD) method using an organosilane gas, typically a silicon oxide film, may be included in the insulating films formed between the gate insulating film **127**, the scan line **107**, and the gate electrode **227**, and the pixel electrode **121**, the conductive film **241**, and the wirings and the like that can be formed at the same time as the pixel electrode **121** and the conductive film **241**.

(119) The silicon oxide film can be formed to a thickness of 300 nm to 600 nm. As the organosilane gas, any of the following silicon-containing compound can be used: tetraethyl orthosilicate (TEOS) (chemical formula: $\text{Si}(\text{OC}_2\text{H}_5)_4$); tetramethylsilane (TMS) (chemical formula: $\text{Si}(\text{CH}_3)_4$); tetramethylcyclotetrasiloxane (TMCTS); octamethylcyclotetrasiloxane (OMCTS); hexamethyldisilazane (HMDS); triethoxysilane ($\text{SiH}(\text{OC}_2\text{H}_5)_3$); trisdimethylaminosilane ($\text{SiH}(\text{N}(\text{CH}_3)_2)_3$); or the like.

(120) When the silicon oxide film is formed by a CVD method using an organosilane gas, the planarity of a surface of an element portion over the substrate **102** can be improved. As a result, without a planarization film formed using an organic resin, alignment disorder of the liquid crystal molecules can be reduced, light leakage can be reduced, and contrast can be enhanced. It is needless to say that an organic resin film may be used instead of the silicon oxide film, or a stack of the silicon oxide film and an organic resin film may be used.

(121) The pixel electrode **121** can be formed using a light-transmitting conductive material such as indium tin oxide, indium oxide containing tungsten oxide, indium zinc oxide containing tungsten oxide, indium oxide containing titanium oxide, indium tin oxide containing titanium oxide, indium zinc oxide, or indium tin oxide to which silicon oxide is added.

(122) Then, the components in the pixel **101** shown in this embodiment will be described in detail.

(123) FIG. **4A** shows an example of a circuit diagram of the aforementioned pixel **101**. The pixel **101** includes the transistor **103**, the capacitor **105**, and a liquid crystal element **108**. The gate electrode of the transistor **103** is electrically connected to the scan line **107**, one of the source electrode and the drain electrode of the transistor **103** is electrically connected to the signal line **109**, and the other of the source electrode and the drain electrode is electrically connected to one electrode of the capacitor **105** and one electrode (pixel electrode) of the liquid crystal element **108**. The other electrode of the capacitor **105** is electrically connected to the capacitor line **115**, and the other electrode (counter electrode) of the liquid crystal element **108** is electrically connected to a wiring for supplying a counter potential to the counter electrode.

(124) The liquid crystal element **108** controls transmission or non-transmission of light by an optical modulation action of a liquid crystal which is sandwiched between a substrate provided with the transistor **103** and the pixel electrode and a counter substrate (e.g., a substrate provided with the counter electrode). Note that the optical modulation action of a liquid crystal is controlled by an electric field applied to the liquid crystal (including a vertical electric field, and an oblique electric field). Note that in the case where the pixel electrode and the counter electrode (also referred to as a common electrode) are provided over the same substrate, a horizontal electric field is applied to a liquid crystal.

(125) FIG. **4B** shows an example of a detailed circuit diagram of the pixel **101**. As illustrated in FIG. **4B** and FIG. **2**, the transistor **103** includes the scan line **107** including the gate electrode, the signal line **109** including one of the source electrode and the drain electrode, and the conductive film **113** including the other of the source electrode and the drain electrode.

(126) The semiconductor film **119** connected to the capacitor line **115** serves as one electrode of the capacitor **105**. The pixel electrode **121** connected to the conductive film **113** including the other of the source electrode and the drain electrode serves as the other electrode of the capacitor **105**. The insulating films **129**, **131**, and **132** provided between the semiconductor film **119** and the pixel electrode **121** serve as a dielectric film.

(127) The liquid crystal element **108** includes the pixel electrode **121**, a counter electrode **154**, and a liquid crystal layer provided between the pixel electrode **121** and the counter electrode **154**.

(128) The semiconductor film **119** in the capacitor **105** serves as the electrode of the capacitor **105** even when the semiconductor film **119** has high resistance as the semiconductor film **111**. This is because the pixel electrode **121** can function as a gate electrode, the insulating films **129**, **131**, and **132** can function as gate insulating films, and the capacitor line **115** can function as a source electrode or a drain electrode, so that the capacitor **105** can be operated in a manner similar to that of a transistor and the semiconductor film **119** can be made to be in a conductive state.

Accordingly, the semiconductor film **119** is allowed to serve as one electrode of the capacitor **105**.

(129) Next, a method for manufacturing the semiconductor device illustrated in FIG. **1** and FIG. **2** will be described with reference to FIGS. **5A** and **5B** and FIGS. **6A** and **6B**.

(130) First, the conductive film **241** is formed over the substrate **102**, and the base insulating film **110** is formed to cover the conductive film **241**.

(131) The conductive film **241** can be formed in such a manner that a conductive film is formed using any of the aforementioned materials, a mask is formed over the conductive film, and processing is performed using the mask. The conductive film **241** can be formed by any of a variety of deposition methods such as an evaporation method, a CVD method, a sputtering method, and a spin coating method. Note that there is no particular limitation on the thickness of the conductive film, and the thickness of the conductive film can be determined in consideration of time needed for the formation, desired resistivity, or the like. As the mask, a resist mask formed through a photolithography process can be used, for example. The conductive film **241** can be processed by one or both of dry etching and wet etching.

(132) The base insulating film **110** can be formed using any of the aforementioned materials. The

base insulating film **110** can be formed by any of a variety of deposition methods such as an evaporation method, a CVD method, a sputtering method, and a spin coating method.

(133) Next, the semiconductor films **111**, **119**, and **231** are formed (see FIG. 1). The semiconductor films **111**, **119**, and **231** can be formed as follows: an oxide semiconductor film is formed using any of the aforementioned oxide semiconductors, a mask is formed over the oxide semiconductor film, and processing is performed using the mask. The oxide semiconductor film can be formed by a sputtering method, a coating method, a pulsed laser deposition method, a laser ablation method, or the like. When using a printing method, the semiconductor films **111** and **119** which are separated from each other can be formed directly on the base insulating film **110**. In the case where the oxide semiconductor film is formed by a sputtering method, plasma can be generated with use of a power supply device such as an RF power supply device, an AC power supply device, or a DC power supply device, as appropriate. As a sputtering gas, a rare gas (typically argon), an oxygen gas, or a mixed gas of a rare gas and oxygen is used as appropriate. In the case of using the mixed gas of a rare gas and oxygen, the proportion of oxygen is preferably higher than that of a rare gas. Further, a target may be selected in accordance with the composition of the oxide semiconductor film to be formed. As the mask, a resist mask formed through a photolithography process can be used. The oxide semiconductor film can be processed by one or both of dry etching and wet etching. The etching conditions (e.g., an etching gas or an etching solution, etching time, and temperature) are set as appropriate depending on the material so that the oxide semiconductor film can be etched to have a desired shape.

(134) The oxide semiconductor film can be formed by a CVD method. As the CVD method, a metal organic chemical vapor deposition (MOCVD) method or an atomic layer deposition (ALD) method may be employed.

(135) The thermal CVD method is advantageous in that no defect due to plasma damage is generated since it does not utilize plasma for forming a film.

(136) Deposition by the thermal CVD method may be performed in such a manner that a source gas and an oxidizer are supplied to a chamber at a time, the pressure in the chamber is set to an atmospheric pressure or a reduced pressure, and reaction is produced in the vicinity of the substrate or over the substrate.

(137) Deposition by the ALD method may be performed in such a manner that the pressure in a chamber is set to an atmospheric pressure or a reduced pressure, source gases for reaction are sequentially introduced into the chamber, and then the sequence of the gas introduction is repeated. For example, two or more kinds of source gases are sequentially supplied to the chamber by switching the respective switching valves (also referred to as high-speed valves). For example, a first source gas is introduced, an inert gas (e.g., argon or nitrogen) or the like is introduced at the same time as or after the introduction of the first gas so that the source gases are not mixed, and then a second source gas is introduced. Note that in the case where the first source gas and the inert gas are introduced at a time, the inert gas serves as a carrier gas, and the inert gas may also be introduced at the same time as the introduction of the second source gas. Alternatively, the first source gas may be exhausted by vacuum evacuation instead of the introduction of the inert gas, and then the second source gas may be introduced. The first source gas is adsorbed on the surface of the substrate to form a first layer; then, the second source gas is introduced to react with the first layer; as a result, a second layer is stacked over the first layer, so that a thin film is formed. The sequence of the gas introduction is repeated plural times until a desired thickness is obtained, whereby a thin film with excellent step coverage can be formed. The thickness of the thin film can be adjusted by the number of repetitions times of the sequence of the gas introduction; therefore, the ALD method makes it possible to accurately adjust the thickness and thus is suitable for manufacturing a minute transistor.

(138) For example, in the case where an $\text{InGaZnO}_{\text{sub.X}}$ ($X>0$) film is formed, trimethylindium, trimethylgallium, and dimethylzinc are used. Note that the chemical formula of trimethylindium is

In(CH.sub.3).sub.3. The chemical formula of trimethylgallium is Ga(CH.sub.3).sub.3. The chemical formula of dimethylzinc is Zn(CH.sub.3).sub.2. Without limitation to the above combination, triethylgallium (chemical formula: Ga(C.sub.2H.sub.5).sub.3) can be used instead of trimethylgallium and diethylzinc (chemical formula: Zn(C.sub.2H.sub.5).sub.2) can be used instead of dimethylzinc.

(139) In the case where an In—Ga—Zn—O film is formed by the ALD method, an In(CH.sub.3).sub.3 gas and an O.sub.3 gas are sequentially introduced plural times to form an InO.sub.2 layer, a Ga(CH.sub.3).sub.3 gas and an O.sub.3 gas are introduced at a time to form a GaO layer, and then a Zn(CH.sub.3).sub.2 gas and an O.sub.3 gas are introduced at a time to form a ZnO layer. Note that the order of these layers is not limited to this example. A mixed compound layer such as an In—Ga—O layer, an In—Zn—O layer, a Ga—In—O layer, a Zn—In—O layer or a Ga—Zn—O layer may be formed by mixing of these gases. Note that although an H.sub.2O gas which is obtained by bubbling with an inert gas such as Ar may be used instead of an O.sub.3 gas), it is preferable to use an O.sub.3 gas), which does not contain H. Further, instead of an In(CH.sub.3).sub.3 gas, an In(C.sub.2H.sub.5).sub.3 gas may be used. Instead of a Ga(CH.sub.3).sub.3 gas, a Ga(C.sub.2H.sub.5).sub.3 gas may be used. Instead of an In(CH.sub.3).sub.3 gas, an In(C.sub.2H.sub.5).sub.3 may be used. Furthermore, a Zn(CH.sub.3).sub.2 gas may be used.

(140) After the formation of the semiconductor films **111**, **119**, and **231**, heat treatment is preferably performed to dehydrate or dehydrogenate the oxide semiconductor films **111**, **119**, and **231**. The temperature of the heat treatment is typically higher than or equal to 150° C. and lower than the strain point of the substrate, preferably higher than or equal to 200° C. and lower than or equal to 450° C., and more preferably higher than or equal to 300° C. and lower than or equal to 450° C. Note that the heat treatment may be performed on the oxide semiconductor film which has not been processed into the semiconductor films **111**, **119**, and **231**.

(141) A heat treatment apparatus used in the heat treatment is not limited to an electric furnace, and may be an apparatus which heats an object using thermal conduction or thermal radiation given by a medium such as a heated gas. For example, a rapid thermal annealing (RTA) apparatus such as a gas rapid thermal annealing (GRTA) apparatus or a lamp rapid thermal annealing (LRTA) apparatus can be used. An LRTA apparatus is an apparatus for heating an object to be processed by radiation of light (an electromagnetic wave) emitted from a lamp such as a halogen lamp, a metal halide lamp, a xenon arc lamp, a carbon arc lamp, a high pressure sodium lamp, or a high pressure mercury lamp. A GRTA apparatus is an apparatus for heat treatment using a high-temperature gas.

(142) The heat treatment may be performed in an atmosphere of nitrogen, oxygen, ultra-dry air (air in which the water content is less than or equal to 20 ppm, preferably less than or equal to 1 ppm, and more preferably less than or equal to 10 ppb), or a rare gas (e.g., argon or helium). The atmosphere of nitrogen, oxygen, ultra-dry air, or a rare gas preferably does not contain hydrogen, water, and the like. Alternatively, heating may be performed in an inert gas atmosphere first, and then in an oxygen atmosphere. The treatment time is 3 minutes to 24 hours.

(143) Here, a dopant may be added to the semiconductor film **119** in the following manner: a mask is provided in a region except the semiconductor film **119** and one or more kinds of dopant selected from hydrogen, boron, nitrogen, fluorine, aluminum, phosphorus, arsenic, indium, tin, antimony, and a rare gas element is added to the semiconductor film **119** by an ion implantation method, an ion doping method, or the like. Alternatively, the dopant may be added to the semiconductor film **119** by exposing the semiconductor film to plasma containing the dopant instead of by using the ion implantation method or the ion doping method. Heat treatment may be performed after the dopant is added to the semiconductor film **119**. The heat treatment can be performed as appropriate with reference to the details of heat treatment for dehydration or dehydrogenation of the semiconductor film **111** and the semiconductor film **119**.

(144) Next, the signal line **109**, the conductive film **113**, the capacitor line **115**, and the wirings **229**

and **233** are formed. The signal line **109**, the conductive film **113**, the capacitor line **115**, and the wirings **229** and **233** can be formed as follows: a conductive film is formed using any of the aforementioned materials, a mask is formed over the conductive film, and processing is performed using the mask. The formation of the mask and the processing can be performed in a manner similar to that of the conductive film **241**.

(145) Then, the gate insulating film **127** is formed to cover the base insulating film **110**, the semiconductor films **111**, **119**, and **231**, the signal line **109**, the conductive film **113**, the capacitor line **115**, and the wirings **229** and **233**.

(146) The gate insulating film **127** can be formed using any of the aforementioned materials by any of a variety of deposition methods such as a CVD method and a sputtering method. In the case where gallium oxide is used for the gate insulating film **127**, the gate insulating film **127** can be formed by a metal organic chemical vapor deposition (MOCVD) method.

(147) Next, the scan line **107** is formed over the semiconductor film **111** with the gate insulating film **127** interposed therebetween, and the gate electrode **227** is formed over the semiconductor film **231** with the gate insulating film **127** interposed therebetween (see FIG. 5B).

(148) The scan line **107** and the gate electrode **227** can be formed in such a manner that a conductive film is formed using any of the aforementioned materials, a mask is formed over the conductive film, and processing is performed using the mask. The formation of the mask and the processing can be performed in a manner similar to that of the conductive film **241**.

(149) Next, the insulating films **129**, **131**, and **132** are formed over the gate insulating film **127**, the scan line **107**, and the gate electrode **227** (see FIG. 6A). Note that the insulating films **129**, **131**, and **132** are preferably formed in succession. The successive formation prevents the entry of impurities into each interface of the insulating films **129**, **131**, and **132**.

(150) The insulating films **129**, **131**, and **132** can be formed using any of the aforementioned materials by any of a variety of deposition methods such as a CVD method and a sputtering method.

(151) The insulating film **129** can be formed using, for example, the aforementioned oxide insulating film. Here, as the oxide insulating film, a silicon oxide film or a silicon oxynitride film is formed. As for the formation conditions, the substrate placed in a treatment chamber of a plasma CVD apparatus, which is vacuum-evacuated, is held at a temperature higher than or equal to 180° C. and lower than or equal to 400° C., preferably higher than or equal to 200° C. and lower than or equal to 370° C., a deposition gas containing silicon and an oxidizing gas are introduced as a source gas into the treatment chamber, the pressure in the treatment chamber is set to greater than or equal to 20 Pa and less than or equal to 250 Pa, preferably greater than or equal to 40 Pa and less than or equal to 200 Pa, and high-frequency power is supplied to an electrode provided in the treatment chamber.

(152) Typical examples of the deposition gas containing silicon are silane, disilane, trisilane, and silane fluoride. Examples of the oxidizing gas are oxygen, ozone, dinitrogen monoxide, and nitrogen dioxide.

(153) By setting the ratio of the amount of the oxidizing gas to the amount of the deposition gas containing silicon to 100 or higher, the hydrogen content in the insulating film **129** can be reduced and dangling bonds in the insulating film **129** can be reduced. Oxygen released from the insulating film **131** is captured by the dangling bonds in the insulating film **129** in some cases; thus, in the case where the dangling bonds in the insulating film **129** are reduced, oxygen in the insulating film **131** can be efficiently diffused into the semiconductor films **111** and **231** through the gate insulating film **127** to fill the oxygen vacancies in the oxide semiconductor films **111** and **231**. As a result, the amount of hydrogen which enters the oxide semiconductor film can be reduced and oxygen vacancies in the oxide semiconductor film can be reduced.

(154) In the case where the insulating film **131** is the above oxide insulating film which includes an oxygen excess region or the above oxide insulating film in which the oxygen content is higher than

that in the stoichiometric composition, the insulating film **131** can be formed under the following formation conditions. Here, as the oxide insulating film, a silicon oxide film or a silicon oxynitride film is formed. As for the formation conditions, the substrate placed in a treatment chamber of a plasma CVD apparatus, which is vacuum-evacuated, is held at a temperature higher than or equal to 180° C. and lower than or equal to 260° C., preferably higher than or equal to 180° C. and lower than or equal to 230° C., a source gas is introduced into the treatment chamber, the pressure in the treatment chamber is greater than or equal to 100 Pa and less than or equal to 250 Pa, preferably greater than or equal to 100 Pa and less than or equal to 200 Pa, and high-frequency power that is higher than or equal to 0.17 W/cm.² and lower than or equal to 0.5 W/cm.², preferably, higher than or equal to 0.25 W/cm.² and lower than or equal to 0.35 W/cm.² is supplied to an electrode provided in the treatment chamber.

(155) As the source gas of the insulating film **131**, a source gas which can be used for the insulating film **129** can be used.

(156) Under the formation conditions of the insulating film **131**, the high-frequency power having the above power density is supplied to the treatment chamber having the above pressure; accordingly, the decomposition efficiency of the source gas in plasma is increased, oxygen radicals are increased, and oxidation of the source gas proceeds, whereby the oxygen content in the insulating film **131** becomes higher than that in the stoichiometric composition. However, the bonding strength of silicon and oxygen is weak in the above substrate temperature range; therefore, part of oxygen is released by heating. Hence, it is possible to form an oxide insulating film in which the oxygen content is higher than that in the stoichiometric composition and from which part of oxygen is released by heating.

(157) By increasing the thickness of the insulating film **131**, a larger amount of oxygen is released by heating; thus, the insulating film **131** is preferably formed thicker than the insulating film **129**. The insulating film **129** enables favorable coverage to be achieved even when the insulating film **131** is formed thick.

(158) In the case where a nitride insulating film with a low hydrogen content is used as the insulating film **132**, the insulating film **132** can be formed under the following formation conditions. Here, as the nitride insulating film, a silicon nitride film is formed. As for the formation conditions, the substrate placed in a treatment chamber of a plasma CVD apparatus, which is vacuum-evacuated, is held at a temperature higher than or equal to 80° C. and lower than or equal to 400° C., preferably higher than or equal to 200° C. and lower than or equal to 370° C., a source gas is introduced into the treatment chamber, the pressure in the treatment chamber is set to greater than or equal to 100 Pa and less than or equal to 250 Pa, preferably greater than or equal to 100 Pa and less than or equal to 200 Pa, and high-frequency power is supplied to an electrode provided in the treatment chamber.

(159) As the source gas of the insulating film **132**, a deposition gas containing silicon, a nitrogen gas, and an ammonia gas are preferably used. Typical examples of the deposition gas containing silicon are silane, disilane, trisilane, and silane fluoride. Further, the flow ratio of nitrogen to ammonia is preferably higher than or equal to 5 and lower than or equal to 50, more preferably higher than or equal to 10 and lower than or equal to 50. The use of ammonia as the source gas facilitates decomposition of nitrogen and the deposition gas containing silicon. This is because ammonia is dissociated by plasma energy or heat energy, and energy generated by the dissociation contributes to the decomposition of a bond of the deposition gas molecules containing silicon and a bond of nitrogen molecules. Under the above conditions, it is possible to form a silicon nitride film which has a low hydrogen content and can suppress the entry of impurities such as hydrogen and water from the outside.

(160) It is preferable that heat treatment be performed at least after the formation of the insulating film **131** so that excess oxygen contained in the insulating film **129** or the insulating film **131** is diffused into the oxide semiconductor films **111** and **231** through the gate insulating film **127** to

reduce oxygen vacancies in the oxide semiconductor films **111** and **231**. Note that the heat treatment can be performed according to the details of heat treatment for dehydration or dehydrogenation of the semiconductor films **111** and **231**.

(161) Next, the opening **117** (see FIG. **1**) reaching the conductive film **113** is formed in part of the insulating films **129**, **131**, and **132** which overlap the conductive film **113**.

(162) Then, the pixel electrode **121** is formed, whereby the semiconductor device illustrated in FIG. **1** and FIG. **2** can be formed (see FIG. **6B**). The pixel electrode **121** is formed in such a manner that a conductive film is formed using any of the aforementioned materials in contact with the conductive film **113** through the opening **117**, a mask is formed over the conductive film, and processing is performed using the mask. The formation of the mask and the processing can be performed in a manner similar to that of the conductive film **241**.

(163) In the semiconductor device of one embodiment of the present invention, the structure of the capacitor can be changed as appropriate. For example, as in the cross-sectional view of the capacitor **105** in FIG. **7A**, the gate insulating film **127** can be removed from the dielectric of the capacitor **105**. As a result, the thickness of the dielectric can be reduced and the charge capacity of the capacitor **105** can be improved. Note that the gate insulating film **127** can be partly removed by processing using a mask formed over the gate insulating film **127**. The formation of the mask and the processing can be performed in a manner similar to that of the conductive film **241**. A part of the gate insulating film **127** may be removed when the gate electrode **227** is formed using a half-tone mask. In that case, the number of photolithography steps can be reduced. In addition, either the insulating film **129** or the insulating film **131** can be removed.

(164) Further, as in the cross-sectional view of the capacitor **105** in FIG. **7B**, the gate insulating films **127**, **129**, and **131** can be removed from the dielectric of the capacitor **105**. As a result, the thickness of the dielectric can be further reduced and the charge capacity of the capacitor **105** can be further improved.

(165) In the capacitor **105** illustrated in FIG. **7B**, the semiconductor film **119** is in contact with the insulating film **132**. The insulating film **132** is preferably a nitride insulating film as described above. A large amount of nitrogen and hydrogen contained in the nitride insulating film can be diffused into the semiconductor film **119**. In the case where an oxide semiconductor is used for the semiconductor film **119**, part of nitrogen and hydrogen entering the oxide semiconductor contribute to the formation of donor levels to generate carriers; accordingly, an n-type oxide semiconductor layer is obtained. Hence, the conductivity of the semiconductor film **119** can be increased, which makes it possible to omit the step of doping the semiconductor film **119** with impurities, or the like.

(166) Further, as illustrated in FIG. **8**, a nitride insulating film **118** may be provided between the base insulating film **110** and the semiconductor film **119** serving as one electrode of the capacitor **105**. With such a structure, nitrogen and hydrogen can be diffused from the nitride insulating film **118** into the semiconductor film **119** as in FIG. **7B**, resulting in an increase in the conductivity of the semiconductor film **119**. Note that the nitride insulating film **118** can be formed in the following manner a film that can be used as the insulating film **132** is formed, a mask is formed over the film, and processing is performed using the mask. The formation of the mask and the processing can be performed in a manner similar to that of the conductive film **241**. Such a structure of the capacitor can be combined with the structure of the capacitor illustrated in FIG. **7A** or **7B**.

(167) In the semiconductor device of one embodiment of the present invention, the shape of a transistor provided in a pixel is not limited to the shape of the transistor illustrated in FIG. **1** and FIG. **2** and can be changed as appropriate. For example, in the transistor, one of the source electrode and the drain electrode included in the signal line **109** may have a U shape (or a C shape, a square-bracket-like shape, or a horseshoe shape) which surrounds the conductive film including the other of the source electrode and the drain electrode. With such a shape, an enough channel width can be ensured even when the area of the transistor is small, and accordingly, the amount of drain current flowing at the time of conduction of the transistor (also referred to as an on-state

current) can be increased.

(168) Although the transistor in the aforementioned pixel **101** is a transistor having one gate electrode, a transistor having two gate electrodes facing each other with the semiconductor film **111** interposed therebetween can be used. Note that an example of the transistor including two gate electrodes is the transistor illustrated in FIG. 2, which includes the gate electrode **227** and the conductive film **241** and is used for the first driver circuit **104**.

(169) In the aforementioned transistor including two gate electrodes, a conductive film is provided under the base insulating film **110** of the transistor **103** described in this embodiment. The conductive film overlaps at least a channel formation region of the semiconductor film **111**. It is preferable that the conductive film be provided in a position overlapping the channel formation region of the semiconductor film **111** so that the potential of the conductive film is equal to the minimum potential of a video signal input to the signal line **109**. In that case, it is possible to control a current flowing between the source electrode and the drain electrode at a surface of the semiconductor film **111** facing the conductive film, whereby variation in the electrical characteristics between transistors can be reduced. Further, the conductive film allows the semiconductor film **111** to be less influenced by a change in ambient electric field, leading to an improvement in the reliability of the transistor.

(170) The above conductive film can be formed using a material and a method similar to those of the conductive film **241**, the scan line **107**, the signal line **109**, the pixel electrode **121**, or the like.

(171) As described above, when the semiconductor film formed in the same step as the semiconductor film included in the transistor is used for one electrode of the capacitor, a semiconductor device including the capacitor with increased charge capacity can be manufactured while the aperture ratio is improved. As a result, the semiconductor device with excellent display quality can be obtained.

(172) Moreover, when the semiconductor film formed in the same step as the semiconductor film included in the transistor is used for one electrode of the capacitor, a semiconductor device which has high aperture ratio and includes the capacitor with increased charge capacity can be manufactured without increasing the number of masks in a photolithography step.

(173) Furthermore, the oxide semiconductor film that is the semiconductor film in the transistor includes reduced oxygen vacancies and impurities such as hydrogen; accordingly, the semiconductor device of one embodiment of the present invention has good electrical characteristics.

(174) Note that this embodiment can be combined with any of the other embodiments shown in this specification.

Embodiment 2

(175) Described in this embodiment is one mode of an oxide semiconductor film which can be used as a semiconductor film in the transistor and the capacitor included in the semiconductor device described in the above embodiment.

(176) An oxide semiconductor may include a non-single-crystal. The non-single-crystal is, for example, structured by at least one of c-axis aligned crystal (CAAC), polycrystal, microcrystal, and an amorphous part.

(177) An oxide semiconductor may include CAAC. Note that an oxide semiconductor including CAAC is referred to as a CAAC-OS (c-axis aligned crystalline oxide semiconductor).

(178) In an image obtained with a transmission electron microscope (TEM), crystal parts can be found in the CAAC-OS in some cases. In most cases, in an image obtained with a TEM, crystal parts in the CAAC-OS each fit inside a cube whose one side is less than 100 nm. In an image obtained with a TEM, a boundary between the crystal parts in the CAAC-OS is not clearly observed in some cases. Further, in an image obtained with a TEM, a grain boundary in the CAAC-OS is not clearly observed in some cases. In the CAAC-OS, since a clear grain boundary does not exist, segregation of an impurity is unlikely to occur. In the CAAC-OS, since a clear boundary does

not exist, high density of defect states is unlikely to occur. In the CAAC-OS, since a clear grain boundary does not exist, a reduction in electron mobility is unlikely to occur.

(179) The CAAC-OS includes a plurality of crystal parts. In the plurality of crystal parts, c-axes are aligned in a direction parallel to a normal vector of a surface where the CAAC-OS is formed or a normal vector of a surface of the CAAC-OS in some cases. When the CAAC-OS is analyzed by an out-of-plane method with an X-ray diffraction (XRD) apparatus, a peak appears at 2θ of around 31° in some cases. In the case of a crystal of InGaZnO.sub.4, the peak at 2θ of around 31° indicates that the crystal of InGaZnO.sub.4 has (009) plane alignment. Further, in the CAAC-OS, a peak appears at 2θ of around 31° in some cases. In the case of a crystal of ZnGa.sub.2O.sub.4, the peak at 2θ of around 31° indicates that the crystal of ZnGa.sub.2O.sub.4 has (222) plane alignment. In the CAAC-OS, it is preferable that the peak appear at 2θ of around 31° and do not appear at 2θ =around 36° .

(180) In the CAAC-OS, among crystal parts, the directions of the a-axis and the b-axis of one crystal part are different from those of another crystal part, in some cases. When the CAAC-OS including a crystal of InGaZnO.sub.4 is analyzed with an X-ray diffractometer by an in-plane method in which an X-ray enters a sample in the direction perpendicular to the c-axis, a peak appears at 2θ of around 56° in some cases. The peak at 2θ of around 56° is derived from the (110) plane of the InGaZnO.sub.4 crystal. Here, when 2θ is fixed at around 56° , a sample is rotated using a normal vector of a surface of the sample as an axis (ϕ axis), and analysis (ϕ scan) is performed; although six peaks having symmetry appear in the case of a single crystal oxide semiconductor in which the directions of an a-axis and a b-axis of one crystal part are the same as those of another crystal part, a peak is not clearly observed in the case of the CAAC-OS.

(181) As described above, in the CAAC-OS, c-axes are aligned, and a-axes and/or b-axes are not macroscopically aligned, in some cases.

(182) Further, spots (luminescent spots) are shown in an electron diffraction pattern of the CAAC-OS in some cases. An electron diffraction pattern obtained with an electron beam having a diameter of 10 nm ϕ or smaller, or 5 nm ϕ or smaller, is called a nanobeam electron diffraction pattern.

(183) FIG. 10A shows an example of a nanobeam electron diffraction pattern of a sample including CAAC-OS. Here, the sample is cut in the direction perpendicular to a surface where the CAAC-OS is formed and the thickness thereof is reduced to about 40 nm. Further, an electron beam with a diameter of 1 nm ϕ enters from the direction perpendicular to the cut surface of the sample. FIG. 10A shows that spots are observed in the nanobeam electron diffraction pattern of the CAAC-OS.

(184) In each of the crystal parts included in the CAAC-OS, a c-axis is aligned in the direction parallel to a normal vector of a surface where the CAAC-OS is formed or a normal vector of a surface of the CAAC-OS. Further, in each of the crystal parts, metal atoms are arranged in a triangular or hexagonal configuration when seen from the direction perpendicular to the a-b plane, and metal atoms are arranged in a layered manner or metal atoms and oxygen atoms are arranged in a layered manner when seen from the direction perpendicular to the c-axis. Note that, among crystal parts, the directions of the a-axis and the b-axis of one crystal part may be different from those of another crystal part. In this specification, a term “perpendicular” includes a range from 80° to 100° , preferably from 85° to 95° . In addition, a term “parallel” includes a range from -10° to 10° , preferably from -5° to 5° .

(185) Since the c-axes of the crystal parts included in the CAAC-OS film are aligned in the direction parallel to a normal vector of a surface where the CAAC-OS film is formed or a normal vector of a surface of the CAAC-OS film, the directions of the c-axes may be different from each other depending on the shape of the CAAC-OS film (the cross-sectional shape of the surface where the CAAC-OS film is formed or the cross-sectional shape of the surface of the CAAC-OS film). Note that the film deposition is accompanied with the formation of the crystal parts or followed by the formation of the crystal parts through crystallization treatment such as heat treatment. Hence, the c-axes of the crystal parts are aligned in the direction parallel to a normal vector of the surface

where the CAAC-OS film is formed or a normal vector of the surface of the CAAC-OS film.

(186) The CAAC-OS could be obtained by reducing the impurity concentration. The impurity means here an element other than the main components of the oxide semiconductor, such as hydrogen, carbon, silicon, or a transition metal element. In particular, an element such as silicon has a higher strength to bond with oxygen than that of a metal element included in the oxide semiconductor. Therefore, when the element takes oxygen away in the oxide semiconductor, the atomic arrangement in the oxide semiconductor is disrupted, whereby the crystallinity of the oxide semiconductor is lowered in some cases. In addition, a heavy metal such as iron or nickel, argon, carbon dioxide, or the like has a large atomic radius (or molecular radius), and thus disrupts the atomic arrangement in the oxide semiconductor, whereby the crystallinity of the oxide semiconductor is lowered in some cases. Hence, the CAAC-OS is an oxide semiconductor with a low impurity concentration. Note that the impurity included in the oxide semiconductor might serve as a carrier generation source.

(187) In the CAAC-OS, distribution of crystal parts is not necessarily uniform. For example, in the formation process of the CAAC-OS, in the case where crystal growth occurs from a surface side of the oxide semiconductor, the proportion of crystal parts in the vicinity of the surface of the oxide semiconductor is higher than that in the vicinity of the surface where the oxide semiconductor is formed in some cases. Further, when an impurity is mixed into the CAAC-OS, the crystallinity of the crystal part in a region into which the impurity is mixed is lowered in some cases.

(188) Further, the CAAC-OS can be formed by reducing the density of defect states. In an oxide semiconductor, oxygen vacancies form defect states. The oxygen vacancies form trap states or serve as carrier generation sources when hydrogen is captured therein. In order to form the CAAC-OS, it is important to prevent oxygen vacancies from being generated in the oxide semiconductor. Thus, the CAAC-OS is an oxide semiconductor having a low density of defect states. In other words, the CAAC-OS is an oxide semiconductor having few oxygen vacancies.

(189) The state in which impurity concentration is low and density of defect states is low (the number of oxygen vacancies is small) is referred to as “highly purified intrinsic” or “substantially highly purified intrinsic”. A highly purified intrinsic or substantially highly purified intrinsic oxide semiconductor has few carrier generation sources, and thus has a low carrier density in some cases. Thus, in some cases, a transistor including the oxide semiconductor in a channel formation region rarely has a negative threshold voltage (is rarely normally-on). A highly purified intrinsic or substantially highly purified intrinsic oxide semiconductor has a low density of defect states and accordingly has a low density of trap states in some cases. Thus, the transistor including the oxide semiconductor in the channel formation region has a small variation in electrical characteristics and high reliability in some cases. Charges trapped by the trap states in the oxide semiconductor take a long time to be released and may behave like fixed charges. Thus, the transistor which includes the oxide semiconductor having a high density of trap states in the channel formation region has unstable electrical characteristics in some cases.

(190) A transistor including the highly purified intrinsic or substantially highly purified intrinsic CAAC-OS has a small variation in the electrical characteristics due to irradiation with visible light or ultraviolet light.

(191) The CAAC-OS can be formed by a sputtering method using a DC power source, for example.

(192) The oxide semiconductor may include polycrystal. Note that an oxide semiconductor including polycrystal is referred to as a polycrystalline oxide semiconductor. A polycrystalline oxide semiconductor includes a plurality of crystal grains.

(193) In a TEM image of the polycrystalline oxide semiconductor, crystal grains can be found. In most cases, the size of a crystal grain in the polycrystalline oxide semiconductor is greater than or equal to 2 nm and less than or equal to 300 nm, greater than or equal to 3 nm and less than or equal to 100 nm, or greater than or equal to 5 nm and less than or equal to 50 nm in an image obtained with the TEM. Moreover, in the TEM image, a boundary between crystal grains can be found in the

polycrystalline oxide semiconductor in some cases. Also in the TEM image, a grain boundary can be found in the polycrystalline oxide semiconductor in some cases.

(194) The polycrystalline oxide semiconductor may include a plurality of crystal grains, and the alignment of crystals may be different in the plurality of crystal grains. When a polycrystalline oxide semiconductor is analyzed by an out-of-plane method with use of an XRD apparatus, a peak at 2θ of around 31 degrees which shows alignment or a peak showing plural kinds of alignment appears in some cases. Further, spots are observed in a nanobeam electron diffraction pattern of the polycrystalline oxide semiconductor in some cases.

(195) The polycrystalline oxide semiconductor has high crystallinity and thus has high electron mobility in some cases. Accordingly, a transistor using the polycrystalline oxide semiconductor for a channel formation region has high field-effect mobility. Note that there are cases in which an impurity is segregated at the grain boundary between the crystals in the polycrystalline oxide semiconductor. Moreover, the grain boundary of the polycrystalline oxide semiconductor becomes a defect state. Since the grain boundary of the polycrystalline oxide semiconductor may serve as a carrier trap or a carrier generation source, a transistor using the polycrystalline oxide semiconductor for a channel formation region has larger variation in electrical characteristics and lower reliability than a transistor using a CAAC-OS for a channel formation region in some cases.

(196) The polycrystalline oxide semiconductor can be formed by high-temperature heat treatment or laser light treatment.

(197) The oxide semiconductor may include microcrystal. Note that an oxide semiconductor including microcrystal is referred to as a microcrystalline oxide semiconductor.

(198) In an image obtained with a TEM, crystal parts cannot be found clearly in the microcrystalline oxide semiconductor in some cases. In most cases, the size of a crystal part included in the microcrystalline oxide semiconductor is greater than or equal to 1 nm and less than or equal to 100 nm, or greater than or equal to 1 nm and less than or equal to 10 nm. A microcrystal with a size greater than or equal to 1 nm and less than or equal to 10 nm is specifically referred to as nanocrystal (nc). An oxide semiconductor including nanocrystal is referred to as an nc-OS (nanocrystalline oxide semiconductor). In a TEM image of the nc-OS, since a clear grain boundary does not exist, segregation of an impurity is unlikely to occur. In the nc-OS, since a clear boundary does not exist, high density of defect states is unlikely to occur. In the nc-OS, since a clear grain boundary does not exist, a reduction in electron mobility is unlikely to occur.

(199) In the nc-OS, a microscopic region (for example, a region with a size greater than or equal to 1 nm and less than or equal to 10 nm) has a periodic atomic order occasionally. Further, in the nc-OS, crystal parts are not regularly-arranged. Thus, there is a case where periodic atomic order is not observed macroscopically or a case where long-range order in atomic arrangement is not observed. Accordingly, in some cases, the nc-OS cannot be distinguished from an amorphous oxide semiconductor, depending on an analysis method. When the nc-OS film is analyzed by an out-of-plane method with an XRD apparatus using an X-ray having a beam diameter larger than that of a crystal part, a peak which shows alignment does not appear in some cases. Further, a halo pattern is shown in some cases in an electron diffraction pattern of the nc-OS obtained by using an electron beam having a diameter larger than that of a crystal part (for example, a beam diameter of 20 nm ϕ or more, or 50 nm ϕ or more). Spots are shown in some cases in a nanobeam electron diffraction pattern of the nc-OS obtained by using an electron beam having a diameter smaller than or equal to that of a crystal part (for example, a beam diameter of 10 nm ϕ or less, or 5 nm ϕ or less). In a nanobeam electron diffraction pattern of the nc-OS, regions with high luminance in a circular pattern are shown in some cases. In a nanobeam electron diffraction pattern of the nc-OS, a plurality of spots are shown in the region in some cases.

(200) FIG. 10B shows an example of a nanobeam electron diffraction pattern of a sample including nc-OS. Here, the sample is cut in the direction perpendicular to a surface where the nc-OS is formed and the thickness thereof is reduced to about 40 nm. Further, an electron beam with a

diameter of 1 nm ϕ enters from the direction perpendicular to the cut surface of the sample. FIG.

10B shows that spots are observed in the nanobeam electron diffraction pattern of the nc-OS.

(201) Since the microscopic region in the nc-OS has a periodic atomic order occasionally, the nc-OS has lower density of defect states than the amorphous oxide semiconductor. Note that since crystal parts in the nc-OS are not regularly-arranged, the nc-OS has higher density of defect states than the CAAC-OS.

(202) Accordingly, the nc-OS has higher carrier density than the CAAC-OS in some cases. An oxide semiconductor with a high carrier density tends to have a high electron mobility. Therefore, a transistor using the nc-OS for a channel formation region has a high field-effect mobility in some cases. On the contrary, the nc-OS has higher density of defect states than the CAAC-OS and thus has higher density of trap states in some cases. Therefore, a transistor using the nc-OS for a channel formation region has larger variation in electrical characteristics and lower reliability than a transistor using the CAAC-OS for a channel formation region. Note that the nc-OS can be obtained even when the amount of impurity contained therein is relatively large; thus, the nc-OS is sometimes preferably used depending on the application. Further, the nc-OS may be formed by a deposition method such as a sputtering method using an AC power supply. The sputtering method using an AC power supply allows a film to be formed with high uniformity over a large substrate, so that a semiconductor device including a transistor using the nc-OS for a channel formation region can be manufactured with high productivity.

(203) An oxide semiconductor may include an amorphous part. Note that an oxide semiconductor including an amorphous part is referred to as an amorphous oxide semiconductor. An amorphous oxide semiconductor has disordered atomic arrangement and no crystal part. An amorphous oxide semiconductor does not have a specific shape as in quartz and regularity in atomic arrangement.

(204) In a TEM image of the amorphous oxide semiconductor, crystal parts cannot be found in some cases.

(205) When an amorphous oxide semiconductor is analyzed by an out-of-plane method with an XRD apparatus, a peak which shows alignment does not appear in some cases. Further, a halo pattern is observed in an electron diffraction pattern of the amorphous oxide semiconductor in some cases. In other cases, a halo pattern is observed instead of a spot in a nanobeam electron diffraction pattern of the amorphous oxide semiconductor.

(206) In some cases, the amorphous oxide semiconductor can be formed by introducing a high-concentration impurity such as hydrogen. Hence, the amorphous oxide semiconductor is an oxide semiconductor containing a high-concentration impurity.

(207) When an oxide semiconductor contains a high-concentration impurity, a defect state such as an oxygen vacancy is formed in the oxide semiconductor in some cases. This means that an amorphous oxide semiconductor with a high-concentration impurity has a high density of defect states. In addition, since the amorphous oxide semiconductor has low crystallinity, the density of defect states of the amorphous oxide semiconductor is higher than that of the CAAC-OS or the nc-OS.

(208) Thus, the amorphous oxide semiconductor has a much higher carrier density than the nc-OS in some cases. Therefore, a transistor using the amorphous oxide semiconductor for a channel formation region tends to be normally on, and sometimes can be preferably used for a transistor which needs to have such electrical characteristics. The amorphous oxide semiconductor has a high density of defect states and thus has a high density of trap states in some cases. Therefore, a transistor using the amorphous oxide semiconductor for a channel formation region has larger variation in electrical characteristics and lower reliability than a transistor using the CAAC-OS or the nc-OS for a channel formation region in some cases. Note that the amorphous oxide semiconductor can be formed by a deposition method in which a relatively large amount of impurity is contained, and thus can be easily obtained and preferably used depending on the application. For example, the amorphous oxide semiconductor may be formed by a deposition

method such as a spin coating method, a sol-gel method, an immersion method, a spray method, a screen printing method, a contact printing method, an ink-jet printing method, a roll coating method, or a mist CVD method. Hence, a semiconductor device including a transistor using the amorphous oxide semiconductor for a channel formation region can be manufactured with high productivity.

(209) Note that the oxide semiconductor may be a mixed film including two or more of a CAAC-OS, a polycrystalline oxide semiconductor, a microcrystalline oxide semiconductor, and an amorphous oxide semiconductor. The mixed film includes two or more of an amorphous oxide semiconductor region, a microcrystalline oxide semiconductor region, a polycrystalline oxide semiconductor region, and a CAAC-OS region in some cases. The mixed film has a layered structure of two or more of an amorphous oxide semiconductor region, a microcrystalline oxide semiconductor region, a polycrystalline oxide semiconductor region, and a CAAC-OS region in some cases.

(210) An oxide semiconductor may include a single crystal, for example Note that an oxide semiconductor including a single crystal is referred to as a single crystal oxide semiconductor.

(211) The single crystal oxide semiconductor has, for example, a low impurity concentration and a low density of defect states (a small number of oxygen vacancies), and thus has a low carrier density. Therefore, a transistor using the single crystal oxide semiconductor for a channel formation region is unlikely to be normally on. Further, the single crystal oxide semiconductor has a low density of defect states and thus has a low density of trap states in some cases. Therefore, a transistor using the single crystal oxide semiconductor for a channel formation region has a small variation in electrical characteristics and a high reliability in some cases

(212) The oxide semiconductor has a high density if including few defects in some cases. The oxide semiconductor has a high density if having a high crystallinity in some cases. The oxide semiconductor has a high density if including a low-concentration impurity such as hydrogen. Further, the density of a single crystal oxide semiconductor is higher than that of a CAAC-OS in some cases. Further, the density of a CAAC-OS is higher than that of a microcrystalline oxide semiconductor in some cases. Further, the density of a polycrystalline oxide semiconductor is higher than that of a microcrystalline oxide semiconductor in some cases. Further, the density of a microcrystalline oxide semiconductor is higher than that of an amorphous oxide semiconductor in some cases.

(213) The CAAC-OS is preferably deposited under the following conditions.

(214) By reducing the amount of impurities entering the CAAC-OS during the deposition, the crystal state can be prevented from being broken by the impurities. For example, the concentration of impurities (e.g., hydrogen, water, carbon dioxide, or nitrogen) which exist in a deposition chamber may be reduced. Further, the concentration of impurities in a deposition gas may be reduced. Specifically, a deposition gas whose dew point is -80°C . or lower, preferably -100°C . or lower is used.

(215) By increasing the heating temperature of the surface where the CAAC-OS is formed (e.g., the substrate heating temperature) during the deposition, migration of a sputtered particle occurs after the sputtered particle reaches the surface where the CAAC-OS is formed. Specifically, the temperature of the surface where the CAAC-OS is formed during the deposition is higher than or equal to 100°C . and lower than or equal to 740°C ., preferably higher than or equal to 150°C . and lower than or equal to 500°C .

(216) Furthermore, it is preferable that the proportion of oxygen in the deposition gas be increased and the power be optimized in order to reduce plasma damage at the deposition. The proportion of oxygen in the deposition gas is higher than or equal to 30 vol %, preferably 100 vol %.

(217) An example of an In—Ga—Zn—O compound target as the sputtering target is described below.

(218) The In—Ga—Zn-based metal oxide target, which is polycrystalline, is made by mixing

InO.sub.X powder, GaO.sub.Y powder, and ZnO.sub.Z powder in a predetermined molar ratio, applying pressure, and performing heat treatment at a temperature higher than or equal to 1000° C. and lower than or equal to 1500° C. The pressure treatment may be performed while cooling is performed or may be performed while heating is performed. Note that X, Y, and Z are each a given positive number. Here, the predetermined molar ratio of InO.sub.X powder to GaO.sub.Y powder and ZnO.sub.Z powder is, for example, 2:2:1, 8:4:3, 3:1:1, 1:1:1, 4:2:3, or 3:1:2. The kinds of powder and the molar ratio for mixing powder may be determined as appropriate depending on the sputtering target that is to be formed.

(219) Table 1 shows the comparison between oxide semiconductors (OS) and silicon (Si) in a crystal state.

(220) TABLE-US-00001 TABLE 1 Continuous Single Amorphous Microcrystal Polycrystal crystal crystal OS a-OS nc-OS Polycrystalline CAAC-OS Single a-OS:H μ c-OS OS crystal OS Nanobeam Halo Ring + Spot Spot Spot electron Spot diffraction Crystal part — nm- μ m Discontinuous Continuously — connected DOS High Slightly low — Low Extremely low Density Low Medium — High — Si a-Si nc-Si Polycrystalline CG silicon Single a-Si:H μ c-Si Si crystal Si

(221) Examples of the crystal state of the oxide semiconductor include, as shown in Table 1, an amorphous oxide semiconductor (a-OS, a-OS: H), a microcrystalline oxide semiconductor (nc-OS, pc-OS), a polycrystalline oxide semiconductor (polycrystalline OS), a continuous crystal oxide semiconductor (CAAC-OS), and a single crystal oxide semiconductor (single crystal OS).

Examples of the crystal state of silicon include, as shown in Table 1, amorphous silicon (a-Si, a-Si: H), microcrystalline silicon (nc-Si, μ c-Si), polycrystalline silicon (polycrystalline Si), continuous crystal silicon (CG (continuous grain) silicon), and single crystal silicon (single crystal Si).

(222) The oxide semiconductors in the above crystal states are subjected to electron diffraction using an electron beam with a diameter reduced to 10 nm ϕ or less (nanobeam electron diffraction). Then, the following electron diffraction patterns (nanobeam electron diffraction patterns) are observed. A halo pattern (also called a halo ring or a halo) is observed in the amorphous oxide semiconductor. A spot or/and a ring pattern is/are observed in the microcrystalline oxide semiconductor. A spot is observed in the polycrystalline oxide semiconductor. A spot is observed in the continuous crystal oxide semiconductor. A spot is observed in the single crystal oxide semiconductor.

(223) The nanobeam electron diffraction pattern shows that the microcrystalline oxide semiconductor includes a crystal part with a diameter of nanometers (nm) to micrometers (μ m). The polycrystalline oxide semiconductor is found to have a grain boundary between crystal parts, that is, a discontinuous boundary. The continuous crystal oxide semiconductor is found to have no boundary between crystal parts, that is, a continuous boundary.

(224) The density of the oxide semiconductor in each crystal state is as follows. The amorphous oxide semiconductor has a low density. The microcrystalline oxide semiconductor has a medium density. The continuous crystal oxide semiconductor has a high density. In other words, the density of the continuous crystal oxide semiconductor is higher than that of the microcrystalline oxide semiconductor, and the density of the microcrystalline oxide semiconductor is higher than that of the amorphous oxide semiconductor.

(225) Density of states (DOS) in the oxide semiconductor in each crystal state is as follows. The amorphous oxide semiconductor has a high DOS. The microcrystalline oxide semiconductor has a rather low DOS. The continuous crystal oxide semiconductor has a low DOS. The single crystal oxide semiconductor has an extremely low DOS. In other words, the DOS of the single crystal oxide semiconductor is lower than that of the continuous crystal oxide semiconductor, the DOS of the continuous crystal oxide semiconductor is lower than that of the microcrystalline oxide semiconductor, and the DOS of the microcrystalline oxide semiconductor is lower than that of the amorphous oxide semiconductor.

(226) The oxide semiconductor film may include a plurality of oxide semiconductor films stacked.

For example, as in a transistor illustrated in FIG. 9A, a first oxide semiconductor film **188a** and a second oxide semiconductor film **188b** may be stacked to be used as the semiconductor film. The first oxide semiconductor film **188a** and the second oxide semiconductor film **188b** may include metal oxides having different atomic ratios. For example, one of the oxide semiconductor films may include one of an oxide containing two kinds of metals, an oxide containing three kinds of metals, and an oxide containing four kinds of metals, and the other of the oxide semiconductor films may include another one of the oxide containing two kinds of metals, the oxide containing three kinds of metals, and the oxide containing four kinds of metals.

(227) Alternatively, the first oxide semiconductor film **188a** and the second oxide semiconductor film **188b** may include the same constituent elements with different atomic ratios. For example, one of the oxide semiconductor films may contain In, Ga, and Zn at an atomic ratio of 3:1:2, and the other of the oxide semiconductor films may contain In, Ga, and Zn at an atomic ratio of 1:1:1. Alternatively, one of the oxide semiconductor films may contain In, Ga, and Zn at an atomic ratio of 2:1:3, and the other of the oxide semiconductor films may contain In, Ga, and Zn at an atomic ratio of 1:3:2. Alternatively, one of the oxide semiconductor films may contain In, Ga, and Zn at an atomic ratio of 1:1:1, and the other of the oxide semiconductor films may contain In, Ga, and Zn at an atomic ratio of 1:3:2. Alternatively, one of the oxide semiconductor films may contain In, Ga, and Zn at an atomic ratio of 1:1:1, and the other of the oxide semiconductor films may contain In, Ga, and Zn at an atomic ratio of 1:6:4. Alternatively, one of the oxide semiconductor films may contain In, Ga, and Zn at an atomic ratio of 1:1:1, and the other of the oxide semiconductor films may contain In, Ga, and Zn at an atomic ratio of 1:9:6. Note that the proportion of each atom in the atomic ratio of the oxide semiconductor film varies within a range of $\pm 20\%$ as an error.

(228) In the above, one of the first oxide semiconductor film and the second oxide semiconductor film, which is closer to the gate electrode (the oxide semiconductor film on the channel side), has an atomic ratio of $\text{In} \geq \text{Ga}$; and the other oxide semiconductor film, which is farther from the gate electrode (the oxide semiconductor film on the back channel side), has an atomic ratio of $\text{In} < \text{Ga}$. In that case, a transistor with a high field-effect mobility can be manufactured. On the other hand, when the oxide semiconductor film on the channel side has an atomic ratio of $\text{In} < \text{Ga}$ and the oxide semiconductor film on the back channel side has an atomic ratio of $\text{In} \geq \text{Ga}$, it is possible to reduce the amount of change in the threshold voltage of a transistor due to change over time or a reliability test.

(229) Further alternatively, the semiconductor film of the transistor may have a three-layer structure of a first oxide semiconductor film, a second oxide semiconductor film, and a third oxide semiconductor film. In that case, the first to third oxide semiconductor films may include the same constituent elements with different atomic ratios. A transistor including a three-layer semiconductor film will be described with reference to FIG. 9B.

(230) The transistor illustrated in FIG. 9B includes a first oxide semiconductor film **199a**, a second oxide semiconductor film **199b**, and a third oxide semiconductor film **199c** which are stacked in this order from the gate insulating film **127** side. The first oxide semiconductor film **199a** and the third oxide semiconductor film **199c** are formed using a material represented by $\text{InM}_{x/2}\text{Zn}_{y/2}\text{O}_z$ ($x \geq 1$, $y > 1$, $z > 0$, $\text{M}_{\text{sub}.1} = \text{Ga}$, Hf , or the like). Note that in the case where each of the first oxide semiconductor film **199a** and the third oxide semiconductor film **199c** contains Ga, a material containing a large proportion of Ga, specifically, a material which can be represented by $\text{InM}_{x/2}\text{Zn}_{y/2}\text{O}_z$ where x is larger than 10 is unsuitable because powder might be generated in deposition.

(231) The second oxide semiconductor film **199b** is formed using a material which can be represented by $\text{InM}_{x/2}\text{Zn}_{y/2}\text{O}_z$ ($x \geq 1$, $y \geq x$, $z > 0$, $\text{M}_{\text{sub}.2} = \text{Ga}$, Sn , or the like).

(232) Materials of the first to third oxide semiconductor films **199a** to **199c** are selected as appropriate so as to form a well-shaped structure in which the bottom of the conduction band in the second oxide semiconductor film **199b** is deeper from the vacuum level than the bottoms of the

conduction band in the first and third oxide semiconductor films **199a** and **199c**.

(233) Note that silicon and carbon, which are Group 14 elements, sometime contribute to the formation of donor levels in an oxide semiconductor film. Therefore, silicon or carbon contained in the oxide semiconductor film makes an n-type oxide semiconductor film. Thus, the oxide semiconductor film is preferably formed so as to have a region where the concentration of each of silicon and carbon is less than or equal to $3 \times 10^{18}/\text{cm}^3$, preferably less than or equal to $3 \times 10^{17}/\text{cm}^3$. It is particularly preferable that the second oxide semiconductor film **199b** serving as a carrier path be sandwiched between or surrounded by the first and third oxide semiconductor films **199a** and **199c** so that a large number of Group 14 elements do not enter the second oxide semiconductor film **199b**. That is to say, the first and third oxide semiconductor films **199a** and **199c** can also be called barrier films which prevent Group 14 elements such as silicon and carbon from entering the second oxide semiconductor film **199b**.

(234) For example, the first oxide semiconductor film **199a** and the third oxide semiconductor film **199c** may each have an atomic ratio of In:Ga:Zn=1:3:2, 1:6:4, or 1:9:6; the second oxide semiconductor film **199b** may have an atomic ratio of In:Ga:Zn=1:1:1 or 3:1:2.

(235) Alternatively, the first oxide semiconductor film **199a** may have an atomic ratio of In:Ga:Zn=1:3:2, the second oxide semiconductor film **199b** may have an atomic ratio of In:Ga:Zn=1:1:1 or 3:1:2, and the third oxide semiconductor film **199c** may have an atomic ratio of In:Ga:Zn=1:6:4 or 1:9:6.

(236) Since the first to third oxide semiconductor films **199a** to **199c** include the same constituent elements, the second oxide semiconductor film **199b** has few defect states (trap levels) at the interface with the first oxide semiconductor film **199a**. Specifically, the defect states (trap levels) are fewer than those at the interface between the gate insulating film **127** and the first oxide semiconductor film **199a**. For this reason, when the oxide semiconductor films are stacked in the above manner, the amount of change in the threshold voltage of a transistor due to a change over time or a reliability test can be reduced.

(237) Further, materials of the first to third oxide semiconductor films **199a** to **199c** are selected as appropriate so as to form a well-shaped structure in which the bottom of the conduction band in the second oxide semiconductor film **199b** is deeper from the vacuum level than the bottoms of the conduction band in the first and third oxide semiconductor films **199a** and **199c**. As a result, the field-effect mobility of the transistor can be increased and the amount of change in the threshold voltage of the transistor due to change over time or a reliability test can be reduced.

(238) Further, the first to third oxide semiconductor films **199a** to **199c** may be formed using oxide semiconductors having different crystallinities. That is, the first to third oxide semiconductor films may be formed using a combination of any of a single crystal oxide semiconductor, a polycrystalline oxide semiconductor, a microcrystalline (nanocrystalline) oxide semiconductor, an amorphous oxide semiconductor, and a CAAC-OS. By using an amorphous oxide semiconductor for any one of the first to third oxide semiconductor films **199a** to **199c**, it is possible to relieve the internal stress or external stress of the oxide semiconductor film, reduce a variation in the characteristics of a transistor, and reduce a variation in the threshold voltage of the transistor due to a change over time or a reliability test.

(239) At least the second oxide semiconductor film **199b**, which can serve as a channel formation region, is preferably a CAAC-OS film.

(240) When the oxide semiconductor film is in contact with a conductive material which is easily bonded to oxygen (e.g., a metal used for the source electrode or the drain electrode), oxygen in the oxide semiconductor film is diffused into the conductive material which is easily bonded to oxygen. Such phenomenon occurs more frequently as the temperature is raised. Some heating steps are included in the manufacturing process of the transistor; thus, owing to the phenomenon, oxygen vacancies are generated in and around the region of the oxide semiconductor layer which is in contact with the source electrode or the drain electrode, so that the region becomes an n-type

region. Accordingly, the n-type region can serve as a source or drain of the transistor.

(241) The above n-type region is illustrated in FIGS. 9A and 9B. A boundary 135 indicated by a dotted line in the semiconductor film is the boundary between an intrinsic semiconductor region and the n-type semiconductor region. In the oxide semiconductor, a region near and in contact with the source electrode or the drain electrode becomes the n-type region. The boundary 135 is schematically illustrated here, but actually the boundary is not clearly seen in some cases. The position of the boundary 135 is also different in some cases.

(242) Note that this embodiment can be combined with any of the other embodiments shown in this specification.

Embodiment 3

(243) Described in this embodiment are the electron diffraction pattern and localized states of a nanocrystalline oxide semiconductor film that can be used in one embodiment of the present invention.

(244) When a nanocrystalline oxide semiconductor film is observed with electron diffraction (nanobeam electron diffraction) with a beam diameter of 10 nm ϕ or less, spots without directionality are found in the electron diffraction pattern thereof. This electron diffraction pattern of the nanocrystalline oxide semiconductor film is neither a halo pattern indicating an amorphous state nor a pattern with regular spots indicating a crystal state in which crystals are aligned in a specific surface.

(245) FIG. 13A shows a cross-sectional transmission electron microscopy (TEM) image of the nanocrystalline oxide semiconductor film. FIGS. 13B, 13C, and 13D show electron diffraction patterns on points 1, 2, and 3 in FIG. 13A, respectively, which are observed by nanobeam electron diffraction.

(246) In FIGS. 13A to 13D, as an example of the nanocrystalline oxide semiconductor film, a 50-nm-thick In—Ga—Zn-based oxide film was formed over a quartz glass substrate. The nanocrystalline oxide semiconductor film was formed under the following conditions: an oxide target containing In, Ga, and Zn at an atomic ratio of 1:1:1 was used; an oxygen atmosphere (flow rate of 45 sccm) was used; the pressure was 0.4 Pa; a direct-current (DC) power of 0.5 kW was applied; and the substrate temperature was room temperature. Then, the width of the formed nanocrystalline oxide semiconductor film was reduced to less than or equal to 100 nm (e.g., 40 nm $\pm$ 10 nm) and a cross-sectional TEM image and nanobeam electron diffraction patterns were observed.

(247) FIG. 13A shows the cross-sectional TEM image of the nanocrystalline oxide semiconductor film which was taken with a transmission electron microscope (“H-9000NAR” manufactured by Hitachi High-Technologies Corporation) at an acceleration voltage of 300 kV and a magnification of 2000000 times. FIGS. 13B to 13D show electron diffraction patterns obtained by nanobeam electron diffraction with a beam diameter of about 1 nm ϕ , which was observed with a transmission electron microscope (“HF-2000” manufactured by Hitachi High-Technologies Corporation) at an acceleration voltage of 200 kV. Note that the measurement area of the nanobeam electron diffraction with a beam diameter of about 1 nm ϕ was greater than or equal to 5 nm ϕ and less than or equal to 10 nm ϕ .

(248) As shown in FIG. 13B, when the nanocrystalline oxide semiconductor film is observed with the nanobeam electron diffraction, an electron diffraction pattern including circumferentially arranged spots (bright points) is obtained. In other words, in the nanocrystalline oxide semiconductor film, a plurality of circumferentially (concentrically) distributed spots are observed, or a plurality of circumferentially distributed spots form a plurality of concentric circles.

(249) A plurality of circumferentially distributed spots are observed not only in FIG. 13B, but also in FIG. 13C which shows the center of the nanocrystalline oxide semiconductor film in the thickness direction and in FIG. 13D which shows the vicinity of the interface with the quartz glass substrate. In FIG. 13C, the distance from a main spot to the circumferentially distributed spots is in

a range from 3.88/nm to 4.93/nm, or from 0.203 nm to 0.257 nm when converted into interplanar spacing.

(250) The nanobeam electron diffraction patterns in FIGS. 13A to 13D show that the nanocrystalline oxide semiconductor film includes a plurality of crystal parts with irregular surface orientations and different sizes.

(251) FIG. 14A shows a plane TEM image of the nanocrystalline oxide semiconductor film FIG. 14B shows an electron diffraction pattern of a region surrounded by a circle in FIG. 14A, which is observed by selected-area electron diffraction.

(252) In FIGS. 14A and 14B, as an example of the nanocrystalline oxide semiconductor film, a 30-nm-thick In—Ga—Zn-based oxide film was formed over a quartz glass substrate. The nanocrystalline oxide semiconductor film in FIGS. 14A and 14B was formed under the following conditions: an oxide target containing In, Ga, and Zn at an atomic ratio of 1:1:1 was used; an oxygen atmosphere (flow rate of 45 sccm) was used; the pressure was 0.4 Pa; a direct-current (DC) power of 0.5 kW was applied; and the substrate temperature was room temperature. Then, the sample was thinned, and a plane TEM image and a selected-area electron diffraction pattern of the nanocrystalline oxide semiconductor film were observed.

(253) FIG. 14A shows the plane TEM image of the nanocrystalline oxide semiconductor film which was taken with a transmission electron microscope (“H-9000NAR” manufactured by Hitachi High-Technologies Corporation) at an acceleration voltage of 300 kV and at a magnification of 500000 times. FIG. 14B shows the electron diffraction pattern obtained by electron diffraction with a selected area of 300 nm ϕ . Note that the measurement area in FIG. 14B is greater than or equal to 300 nm ϕ in consideration of electron beam expansion (about several nanometers).

(254) As shown in FIG. 14B, when the nanocrystalline oxide semiconductor film is observed by selected-area electron diffraction the measurement area of which is wider than that of the nanobeam electron diffraction, the plurality of spots observed by nanobeam electron diffraction are not observed in the electron diffraction pattern and a halo pattern is observed.

(255) FIGS. 15A to 15C conceptually show diffraction intensity distribution in the electron diffraction patterns in FIGS. 13A to 13D and FIGS. 14A and 14B. FIG. 15A shows a conceptual diagram of diffraction intensity distribution in the nanobeam electron diffraction patterns in FIGS. 13B to 13D. FIG. 15B shows a conceptual diagram of diffraction intensity distribution in the selected-area electron diffraction pattern in FIG. 14B. FIG. 15C shows a conceptual diagram of diffraction intensity distribution in an electron diffraction pattern of a single crystal structure or a polycrystalline structure.

(256) In each of FIGS. 15A to 15C, the vertical axis represents electron diffraction intensity (arbitrary unit) indicating distribution of spots or the like and the horizontal axis represents the distance from a main spot.

(257) In the single crystal structure or the polycrystalline structure in FIG. 15C, peaks are observed at a specific distance from the main spot, which is based on the interplanar spacing (d value) between planes with which crystal parts are aligned.

(258) On the other hand, as shown in FIGS. 13B to 13D, a circumferential region formed by the plurality of spots observed in the nanobeam electron diffraction pattern of the nanocrystalline oxide semiconductor film has a relatively large width. Thus, FIG. 15A shows discrete distribution. Further, in the nanobeam electron diffraction pattern, a region with high luminance formed by spots which are not clear is observed in a region between concentric circles.

(259) As for the selected-area electron diffraction pattern of the nanocrystalline oxide semiconductor film, the electron diffraction intensity distribution is continuous as shown in FIG. 15B. Since FIG. 15B can approximate to the result obtained by widely observing the electron diffraction intensity distribution shown in FIG. 15A, the continuous intensity distribution can be considered to result from the overlapping and connection of the plurality of spots.

(260) FIGS. 15A to 15C indicate that the nanocrystalline oxide semiconductor film includes a

plurality of crystal parts with irregular surface orientations and different sizes, and the crystal parts are so minute that spots are not observed in the selected-area electron diffraction patterns.

(261) In FIGS. **13A** to **13D** where the plurality of spots are observed, the width of the nanocrystalline oxide semiconductor film is reduced to less than or equal to 50 nm. Further, since the diameter of an electron beam is reduced to 1 nm ϕ or less, the measurement area is greater than or equal to 5 nm and less than or equal to 10 nm. It is thus assumed that the crystal part included in the nanocrystalline oxide semiconductor film has a size of 50 nm or less, for example, 10 nm or less, or 5 nm or less.

(262) FIG. **16** shows a nanobeam electron diffraction pattern of a quartz glass substrate. The measurement conditions in FIG. **16** were similar to those in FIGS. **13B** to **13D**.

(263) As shown in FIG. **16**, in the quartz glass substrate having an amorphous structure, specific spots are not included and a halo pattern in which luminance is gradually changed from a main spot is observed. This means that a plurality of circumferentially distributed spots like those observed in the nanocrystalline oxide semiconductor film are not observed in a film having an amorphous structure even when electron diffraction is performed on a minute region. This indicates that the plurality of circumferentially distributed spots observed in FIGS. **13B** to **13D** are unique to the nanocrystalline oxide semiconductor film.

(264) FIG. **17** shows an electron diffraction pattern that is observed after the point 2 in FIG. **13A** is irradiated for one minute with an electron beam whose diameter was reduced to about 1 nm ϕ .

(265) As in the electron diffraction pattern shown in FIG. **13C**, a plurality of circumferentially distributed spots are observed in the electron diffraction pattern shown in FIG. **17**, and there is no significant difference between the measurement results in FIG. **13C** and FIG. **17**. This means that the crystal part observed in the electron diffraction pattern in FIG. **13C** exists at the time of the deposition of the nanocrystalline oxide semiconductor film, and does not result from the irradiation with an electron beam with reduced diameter.

(266) FIGS. **18A** and **18B** show enlarged views of part of the cross-sectional TEM image of FIG. **13A**. FIG. **18A** shows a cross-sectional TEM image of the vicinity of the point 1 (a surface of the nanocrystalline oxide semiconductor film) in FIG. **13A**, which is observed at a magnification of 8000000 times. FIG. **18B** shows a cross-sectional TEM image of the vicinity of the point 2 (the center of the nanocrystalline oxide semiconductor film in the thickness direction) in FIG. **13A**, which is observed at a magnification of 8000000 times.

(267) In the cross-sectional TEM images of the nanocrystalline oxide semiconductor film in FIGS. **18A** and **18B**, a crystal structure is not clearly observed.

(268) The sample used in FIGS. **13A** to **13D** and FIGS. **14A** and **14B**, in which the nanocrystalline oxide semiconductor film of this embodiment is deposited over the quartz glass substrate, was analyzed by X-ray diffraction (XRD). FIG. **19** shows an XRD spectrum measured by an out-of-plane method.

(269) In FIG. **19**, the vertical axis represents the X-ray diffraction intensity (arbitrary unit) and the horizontal axis represents the diffraction angle 2θ (degree). Note that the XRD spectra were measured with an X-ray diffractometer, D8 ADVANCE manufactured by Bruker AXS.

(270) As shown in FIG. **19**, a peak corresponding to quartz appears at around $2\theta=20^\circ$ to 23° ; however, a peak corresponding to the crystal part included in the nanocrystalline oxide semiconductor film cannot be found.

(271) The results of FIGS. **18A** and **18B** and FIG. **19** indicate that the crystal part in the nanocrystalline oxide semiconductor film is a minute crystal part.

(272) As described above, in the nanocrystalline oxide semiconductor film of this embodiment, a peak showing alignment is not found by X-ray diffraction analysis with a wide measurement range, while a halo pattern is observed in a selected-area electron diffraction pattern with a limited measurement range. This indicates that the nanocrystalline oxide semiconductor film of this embodiment is macroscopically equivalent to a film having disordered atomic arrangement.

However, when the nanocrystalline oxide semiconductor film is observed by nanobeam electron diffraction with a sufficiently small beam diameter (e.g., less than or equal to 10 nm ϕ), spots (bright points) can be found in the obtained nanobeam electron diffraction pattern. It is thus assumed that the nanocrystalline oxide semiconductor film of this embodiment is formed by the aggregation of minute crystal parts (e.g., a particle diameter of 10 nm or less, 5 nm or less, or 3 nm or less) with random surface orientations. A nanocrystal region including minute crystal parts is included in all the area of the nanocrystalline oxide semiconductor film in the thickness direction. (273) Here, localized states of the nanocrystalline oxide semiconductor film will be described. Description is made on the measurement results of the nanocrystalline oxide semiconductor film with a constant photocurrent method (CPM).

(274) First, a structure of a measurement sample will be described.

(275) The measurement sample includes an oxide semiconductor film over a glass substrate, a pair of electrodes in contact with the oxide semiconductor film, and an insulating film covering the oxide semiconductor film and the pair of electrodes.

(276) Next, description will be made on a method for forming the oxide semiconductor film included in the measurement sample.

(277) A first oxide semiconductor film was formed by a sputtering method under the following conditions: an In—Ga—Zn-oxide target (In:Ga:Zn=1:1:1 [atomic ratio]) was used; argon with a flow rate of 30 sccm and oxygen with a flow rate of 15 sccm were used as a deposition gas; the pressure was 0.4 Pa; the substrate temperature was room temperature; and a direct-current power of 0.5 kW was applied. Note that the first oxide semiconductor film is a nanocrystalline oxide semiconductor film.

(278) The first oxide semiconductor film was heated for one hour in a nitrogen atmosphere at 450° C. and then heated for one hour in an oxygen atmosphere at 450° C., whereby hydrogen was removed from the first oxide semiconductor film and oxygen was supplied to the first oxide semiconductor film; thus, a second oxide semiconductor film was obtained. Note that the second oxide semiconductor film is a nanocrystalline oxide semiconductor film.

(279) Next, CPM measurement was performed on a sample including the first oxide semiconductor film and a sample including the second oxide semiconductor film. Specifically, the amount of light entering a surface of the sample between terminals is adjusted so that a photocurrent value is kept constant in the state where voltage is applied between a pair of electrodes provided in contact with the oxide semiconductor film, and then an absorption coefficient is derived from the amount of the irradiation light in an intended wavelength range.

(280) The absorption coefficient shown in each of FIGS. 11A and 11B was obtained by removing an absorption coefficient due to the band tail from an absorption coefficient obtained by CPM measurement of the samples. That is, FIGS. 11A and 11B show the absorption coefficient due to defects. In FIGS. 11A and 11B, the horizontal axis indicates the absorption coefficient, and the vertical axis indicates the photon energy. On the vertical axis in FIGS. 11A and 11B, the bottom of the conduction band of the oxide semiconductor film is set to 0 eV, and the top of the valence band is set to 3.15 eV. Each curve in FIGS. 11A and 11B represents the relation between the absorption coefficient and photon energy, which corresponds to defect states.

(281) FIG. 11A shows a measurement result of the sample including the first oxide semiconductor film, and the absorption coefficient indicating defect states was $5.28 \times 10^{-1} \text{ cm}^{-1}$. FIG. 11B shows a measurement result of the sample including the second oxide semiconductor film, and the absorption coefficient indicating defect states was $1.75 \times 10^{-2} \text{ cm}^{-1}$.

(282) The above shows that defects in the oxide semiconductor film can be reduced by heat treatment.

(283) The film densities of the first oxide semiconductor film and the second oxide semiconductor film were measured by X-ray reflectometry (XRR). The first oxide semiconductor film has a film density of 5.9 g/cm³ and the second oxide semiconductor film has a film density of 6.1

g/cm.sup.3.

(284) This indicates that the film density of the oxide semiconductor film can be increased by heat treatment.

(285) In other words, the oxide semiconductor film with higher film density includes fewer defects.

(286) This embodiment can be combined with any of the other embodiments shown in this specification.

Embodiment 4

(287) Described in this embodiment are electron diffraction patterns and localized states of a CAAC-OS film which can be used for one embodiment of the present invention.

(288) The CAAC-OS film used in this embodiment is an In—Ga—Zn-based oxide film which is formed by a sputtering method using a deposition gas containing oxygen and a target of an In—Ga—Zn oxide (having an atomic ratio of In:Ga:Zn=1:1:1). Embodiments 1 and 2 can be referred to for the details of a manufacturing method and the like of the CAAC-OS film.

(289) FIG. 20 shows a cross-sectional transmission electron microscopy (TEM) image of the CAAC-OS film FIGS. 21A to 21D show electron diffraction patterns which were obtained by measurement of points 1 to 4 in FIG. 20 using electron diffraction.

(290) The cross-sectional TEM image shown in FIG. 20 was taken with a transmission electron microscope (“H-9000NAR” manufactured by Hitachi High-Technologies Corporation) at an acceleration voltage of 300 kV and at a magnification of 2,000,000 times. The electron diffraction patterns shown in FIGS. 21A to 21D were obtained with a transmission electron microscope (“HF-2000” manufactured by Hitachi High-Technologies Corporation) at an acceleration voltage of 200 kV and beam diameters of about 1 nmφ or about 50 nmφ. Note that electron diffraction with a beam diameter of 10 nmφ or less is particularly referred to as nanobeam electron diffraction in some cases. Further, a measurement area of the electron diffraction with a beam diameter of about 1 nmφ is greater than or equal to 5 nmφ and less than or equal to 10 nmφ.

(291) Electron diffraction patterns on point 1 (the surface side of the film), point 2 (the center of the film), and point 3 (the base side of the film) shown in FIG. 20 correspond to FIGS. 21A, 21B, and 21C, respectively and are obtained with an electron-beam diameter of about 1 nmφ. An electron diffraction pattern on point 4 (the whole film) shown in FIG. 20 corresponds to FIG. 21D and is obtained with an electron-beam diameter of about 50 nmφ.

(292) A pattern formed by spots (bright points) is observed in each of the electron diffraction patterns of point 1 (on the surface side of the film) and point 2 (the center of the film), and a slightly broken pattern is observed in point 3 (on the base side of the film). This indicates that the crystal state varies in the thickness direction in the CAAC-OS film. Note that a pattern formed by spots (bright points) is observed in point 4 (the whole film), which indicates that the whole film is a CAAC-OS film or a film including a CAAC-OS film.

(293) FIG. 22 shows an enlarged view of a portion in the vicinity of point 1 (on the surface side of the film) in FIG. 20. In FIG. 22, a clear lattice image which shows alignment of the CAAC-OS film extends to the interface with an SiON film that is an interlayer insulating film.

(294) FIGS. 23A and 23B show a cross-sectional TEM photograph and an X-ray diffraction spectrum of a CAAC-OS film different from the CAAC-OS film used for the cross-sectional TEM image of FIG. 20. A CAAC-OS film may have a variety of forms, and Peak A which indicates a crystal component appears around $2\theta=31^\circ$ as shown in FIG. 23B, but the peak does not appear clearly in some cases.

(295) FIGS. 24A to 24D show results of electron diffraction in regions in the CAAC-OS film with electron-beam diameters of 1 nmφ, 20 nmφ, 50 nmφ, and 70 nmφ. The regions are indicated by concentric circles in FIG. 23A. In the case of an electron-beam diameter of 1 nmφ, a pattern formed by clear spots (bright points) can be observed as in FIGS. 21A and 21B. As the electron-beam diameter is increased, the spots (bright points) become unclear but a diffraction pattern can be observed; therefore, the whole film is a CAAC-OS film or a film including a CAAC-OS film.

(296) FIGS. 25A and 25B show a cross-sectional TEM image and an X-ray diffraction spectrum of the CAAC-OS film used for the cross-sectional TEM observation in FIG. 23A, which are obtained after annealing at 450° C.

(297) FIGS. 26A to 26D show results of electron diffraction in regions in the CAAC-OS film with electron-beam diameters of 1 nm ϕ , 20 nm ϕ , 50 nm ϕ , and 70 nm ϕ . The regions are indicated by concentric circles in FIG. 25A. In the case of an electron-beam diameter of 1 nm ϕ , a pattern formed by clear spots (bright points) can be observed as in the results shown in FIGS. 24A to 24D. As the electron-beam diameter is increased, the spots (bright points) become unclear but a diffraction pattern can be observed; therefore, the whole film is a CAAC-OS film or a film including a CAAC-OS film.

(298) FIGS. 27A and 27B show a cross-sectional TEM image and an X-ray diffraction spectrum of a CAAC-OS film different from the CAAC-OS film used for the cross-sectional TEM image of FIG. 20 and the cross-sectional TEM observation of FIG. 23A. The CAAC-OS film has a variety of forms, and as shown in FIG. 27B, as well as Peak A indicating a crystal component around $2\theta=31^\circ$, Peak B which is derived from a spinel crystal structure appears in some cases.

(299) FIGS. 28A to 28D show results of electron diffraction in regions in the CAAC-OS film with electron-beam diameters of 1 nm ϕ , 20 nm ϕ , 50 nm ϕ , and 90 nm ϕ . The regions are indicated by concentric circles in FIG. 27A. In the case of an electron-beam diameter of 1 nm ϕ , a pattern formed by clear spots (bright points) can be observed. As the electron-beam diameter is increased, the spots (bright points) become unclear but a diffraction pattern can be observed. Further, in the case of a beam diameter of 90 nm ϕ , clearer spots (bright points) can be observed. Accordingly, the whole film is a CAAC-OS film or a film including a CAAC-OS film.

(300) Here, localized states of the CAAC-OS film will be described. Description is made on the measurement results of the CAAC-OS film with a constant photocurrent method (CPM).

(301) First, a structure of a sample subjected to CPM measurement will be described.

(302) The measurement sample includes an oxide semiconductor film over a glass substrate, a pair of electrodes in contact with the oxide semiconductor film, and an insulating film covering the oxide semiconductor film and the pair of electrodes.

(303) Next, description will be made on a method for forming the oxide semiconductor film included in the measurement sample.

(304) An oxide semiconductor film was formed by a sputtering method under the following conditions: an In—Ga—Zn-oxide target (In:Ga:Zn=1:1:1 [atomic ratio]) was used; argon with a flow rate of 30 sccm and oxygen with a flow rate of 15 sccm were used as a deposition gas; the pressure was 0.4 Pa; the substrate temperature was 400° C.; and a direct-current power of 0.5 kW was applied. Then, the oxide semiconductor film was heated for one hour in a nitrogen atmosphere at 450° C. and then heated for one hour in an oxygen atmosphere at 450° C., whereby hydrogen was removed from the oxide semiconductor film and oxygen was supplied to the oxide semiconductor film. Note that this oxide semiconductor film is a CAAC-OS film.

(305) Next, CPM measurement was performed on the sample including the oxide semiconductor film. Specifically, the amount of light entering a surface of the sample between terminals is adjusted so that a photocurrent value is kept constant in the state where voltage is applied between a pair of electrodes provided in contact with the oxide semiconductor film, and then an absorption coefficient is derived from the amount of the irradiation light in an intended wavelength range.

(306) FIG. 12 shows the absorption coefficient that was obtained by removing an absorption coefficient due to the band tail from an absorption coefficient obtained by CPM measurement of the sample. That is, FIG. 12 shows the absorption coefficient due to defects. In FIG. 12, the horizontal axis indicates the absorption coefficient, and the vertical axis indicates the photon energy. On the vertical axis in FIG. 12, the bottom of the conduction band of the oxide semiconductor film is set to 0 eV, and the top of the valence band is set to 3.15 eV. The curve in FIG. 12 represents the relation between the absorption coefficient and photon energy, which

corresponds to defect states.

(307) In FIG. 12, the absorption coefficient indicating defect states was $5.86 \times 10^{-4} \text{ cm}^{-1}$. That is to say, the CAAC-OS film has an absorption coefficient due to defect states of less than $1 \times 10^{-3} \text{ cm}^{-1}$, preferably less than $1 \times 10^{-4} \text{ cm}^{-1}$, namely, has a low density of defect states.

(308) The film density of the oxide semiconductor film was measured by X-ray reflectometry (XRR). The oxide semiconductor film has a film density of 6.3 g/cm^3 . That is, the CAAC-OS film has a high film density.

(309) This embodiment can be combined with any of the other embodiments shown in this specification.

Embodiment 5

(310) A semiconductor device (display device) having a display function can be fabricated using a transistor and a capacitor examples of which are described in the above embodiments. Moreover, some or all of the driver circuits which include the transistor can be formed over a substrate where the pixel portion is formed, whereby a system-on-panel can be obtained. In this embodiment, an example of a display device using the transistor examples of which are shown in the above embodiments will be described with reference to FIGS. 29A to 29C, FIG. 30, and FIGS. 31A to 31C. FIG. 30 is a cross-sectional view taken along dashed-dotted line M-N in FIG. 29B. Note that FIG. 30 illustrates only part of the structure of the pixel portion.

(311) In FIG. 29A, a sealant 905 is provided so as to surround a pixel portion 902 over a first substrate 901, and the pixel portion 902 is sealed with a second substrate 906. In FIG. 29A, a second driver circuit 903 and a first driver circuit 904 each are formed using a single crystal semiconductor or a polycrystalline semiconductor over a substrate prepared separately, and mounted in a region different from the region surrounded by the sealant 905 over the first substrate 901. Further, various signals and potentials are supplied to the second driver circuit 903, the first driver circuit 904, and the pixel portion 902 from flexible printed circuits (FPCs) 918a and 918b.

(312) The first driver circuit 904 functions as a scan line drive circuit, and the second driver circuit 903 functions as a signal line driver circuit.

(313) In FIGS. 29B and 29C, the sealant 905 is provided so as to surround the pixel portion 902 and the first driver circuit 904 which are provided over the first substrate 901. The second substrate 906 is provided over the pixel portion 902 and the first driver circuit 904. Thus, the pixel portion 902 and the first driver circuit 904 are sealed together with a display element by the first substrate 901, the sealant 905, and the second substrate 906. In FIGS. 29B and 29C, the second driver circuit 903 which is formed using a single crystal semiconductor or a polycrystalline semiconductor is provided over a substrate separately prepared and is mounted in a region different from the region surrounded by the sealant 905 over the first substrate 901. In FIGS. 29B and 29C, various signals and potentials are supplied to the second driver circuit 903, the first driver circuit 904, and the pixel portion 902 from the FPC 918.

(314) Although FIGS. 29B and 29C each illustrate an example in which the second driver circuit 903 is formed separately and mounted on the first substrate 901, one embodiment of the present invention is not limited to this structure. The first driver circuit may be separately formed and then mounted, or only part of the second driver circuit or part of the first driver circuit may be separately formed and then mounted.

(315) A connection method of a separately formed driver circuit is not particularly limited; for example, a chip on glass (COG) method, a wire bonding method, or a method of mounting a tape carrier package (TCP) or the like can be used. FIG. 29A shows an example in which the second driver circuit 903 and the first driver circuit 904 are mounted by a COG method; FIG. 29B shows an example in which the second driver circuit 903 is mounted by a COG method; and FIG. 29C shows an example in which the second driver circuit 903 is mounted as a TCP.

(316) The display device includes, in its category, a panel in which a display element is sealed, and a module in which an IC or the like including a controller is mounted on the panel.

(317) Note that the display device in this specification refers to an image display device or a display device. The display device may serve as a light source (including a lighting device). Furthermore, the display device also includes the following modules in its category: a module to which a connector such as an FPC or a TCP is attached; a module having a TCP at the tip of which a printed wiring board is provided; and a module in which an integrated circuit (IC) is directly mounted on a display element by a COG method.

(318) The pixel portion and the first driver circuit provided over the first substrate include a plurality of transistors and any of the transistors which are described in the above embodiments can be used.

(319) Examples of the display element provided in the display device include a liquid crystal element and a light-emitting element. An example of the liquid crystal element is an element that controls transmission or non-transmission of light by optical modulation action of liquid crystals. The element can be formed by a pair of electrodes and a liquid crystal layer. The optical modulation action of a liquid crystal is controlled by an electric field applied to the liquid crystal (including a horizontal electric field, a vertical electric field, and an oblique electric field). Note that specific examples of the liquid crystal element include the following: a nematic liquid crystal, a cholesteric liquid crystal, a smectic liquid crystal, a discotic liquid crystal, a thermotropic liquid crystal, a lyotropic liquid crystal, a low-molecular liquid crystal, a high-molecular liquid crystal, a polymer dispersed liquid crystal (PDLC), a ferroelectric liquid crystal, an anti-ferroelectric liquid crystal, a main-chain liquid crystal, a side-chain high-molecular liquid crystal, and a banana-shaped liquid crystal. Examples of the method for driving a liquid crystal include a TN (twisted nematic) mode, an STN (super twisted nematic) mode, an IPS (in-plane-switching) mode, an FFS (fringe field switching) mode, an MVA (multi-domain vertical alignment) mode, a PVA (patterned vertical alignment) mode, an ASV (advanced super view) mode, an ASM (axially symmetric aligned micro-cell) mode, an OCB (optically compensated birefringence) mode, an ECB (electrically controlled birefringence) mode, an FLC (ferroelectric liquid crystal) mode, an AFLC (anti-ferroelectric liquid crystal) mode, a PDLC (polymer dispersed liquid crystal) mode, a guest-host mode, and a blue-phase mode. Note that one embodiment of the present invention is not limited thereto, and various liquid crystal elements and driving methods can be used. A light-emitting element includes, in its category, an element whose luminance is controlled by current or voltage, and specifically includes an inorganic electroluminescent (EL) element and an organic EL element. Further, a display medium whose contrast is changed by an electric effect, such as electronic ink, can be used. FIG. 30 illustrates an example of a liquid crystal display device using a liquid crystal element as a display element.

(320) FIG. 30 shows a cross-sectional view of a vertical electric field mode liquid crystal display device. The liquid crystal display device includes a connection terminal electrode **915** and a terminal electrode **916**. The connection terminal electrode **915** and the terminal electrode **916** are electrically connected to a terminal included in the FPC **918** through an anisotropic conductive agent **919**.

(321) The connection terminal electrode **915** is formed using the same conductive film as a first electrode **930**. The terminal electrode **916** is formed using the same conductive film as source and drain electrodes of transistors **910** and **911**.

(322) The pixel portion **902** and the first driver circuit **904** which are provided over the first substrate **901** each include a plurality of transistors, and the transistor **910** included in the pixel portion **902** and the transistor **911** included in the first driver circuit **904** are illustrated as an examples. An insulating film **924** corresponding to the insulating films **129**, **131**, and **132** shown in Embodiment 1 is provided over the transistors **910** and **911**. Further, an insulating film **934** is provided over the insulating film **924** in order to improve planarity. An insulating film **923** is a nitride insulating film.

(323) In this embodiment, the transistor provided in the pixel **101** shown in Embodiment 1 can be

used as the transistor **910**. Further, the transistor provided in the first driver circuit **104** shown in Embodiment 1 can be used as the transistor **911**. Although the transistor **911** includes a conductive film **917**, the conductive film **917** is not necessarily provided.

(324) A capacitor **936** is formed using an oxide semiconductor film **927**, the insulating films **924** and **934**, and the first electrode **930**. The oxide semiconductor film **927** is electrically connected to a capacitor line **929**. The capacitor line **929** is formed using the same conductive film as gate electrodes of the transistors **910** and **911**. Although the capacitor described in Embodiment 1 is illustrated as the capacitor **936**, any of the capacitors in the other embodiments may be used as appropriate.

(325) The transistor **910** provided in the pixel portion **902** is electrically connected to the display element to form a display panel. There is no particular limitation on the kind of the display element as long as display can be performed, and various kinds of display elements can be employed.

(326) A liquid crystal element **913** is a display element including the first electrode **930**, a second electrode **931**, and a liquid crystal layer **908**. An insulating film **932** and an insulating film **933** which serve as alignment films are provided so that the liquid crystal layer **908** is interposed therebetween. The second electrode **931** is provided on the second substrate **906** side. The second electrode **931** overlaps the first electrode **930** with the liquid crystal layer **908** provided therebetween.

(327) The first electrode **930** and the second electrode **931** (each of which may be called a pixel electrode, a common electrode, a counter electrode, or the like) for applying voltage to the display element may have light-transmitting properties or light-reflecting properties, which depends on the direction in which light is extracted, the position where the electrode is provided, and the pattern structure of the electrode.

(328) The first electrode **930** and the second electrode **931** can be formed using materials similar to those of the pixel electrode **121** shown in Embodiment 1 as appropriate.

(329) A spacer **935** is a columnar spacer obtained by selective etching of an insulating film and is provided in order to control the distance between the first electrode **930** and the second electrode **931** (a cell gap). Alternatively, a spherical spacer may also be used.

(330) In the case where a liquid crystal element is used as the display element, a thermotropic liquid crystal, a low-molecular liquid crystal, a high-molecular liquid crystal, a polymer dispersed liquid crystal, a ferroelectric liquid crystal, an anti-ferroelectric liquid crystal, or the like can be used. Such a liquid crystal material exhibits a cholesteric phase, a smectic phase, a cubic phase, a chiral nematic phase, an isotropic phase, or the like depending on a condition.

(331) Alternatively, a liquid crystal exhibiting a blue phase for which an alignment film is unnecessary may be used. A blue phase is one of liquid crystal phases, which is generated just before a cholesteric phase changes into an isotropic phase while temperature of cholesteric liquid crystal is increased. Since the blue phase appears only in a narrow temperature range, a liquid crystal composition in which a chiral material is mixed is used for the liquid crystal layer in order to improve the temperature range. Note that the alignment film is formed using an organic resin containing hydrogen, water, or the like, which might degrade the electrical characteristics of the transistor in the semiconductor device of one embodiment of the present invention. Thus, the use of liquid crystal which exhibits a blue phase for the liquid crystal layer allows the semiconductor device of one embodiment of the present invention to be fabricated without an organic resin, so that a highly reliable semiconductor device can be obtained.

(332) The first substrate **901** and the second substrate **906** are fixed in place by a sealant **925**. As the sealant **925**, an organic resin such as a thermosetting resin or a photocurable resin can be used. The sealant **925** is in contact with the insulating film **924**. Note that the sealant **925** corresponds to the sealant **905** illustrated in FIGS. **29A** to **29C**.

(333) The sealant **925** is provided over the insulating film **924**. The insulating film **934** is provided on the inner side of the sealant **925**. The uppermost layer of the insulating film **924** is a nitride

insulating film, and can suppress the entry of impurities such as hydrogen and water from the outside. In contrast, the insulating film **934** has a high moisture permeability. Thus, when the insulating film **934** is provided on the inner side of the sealant **925** and the sealant **925** is provided over the insulating film **924**, it is possible to suppress the entry of impurities such as hydrogen and water from the outside, and thus to reduce variation in the electrical characteristics of the transistors **910** and **911**.

(334) In the liquid crystal display device, a black matrix (a light-blocking film); an optical member (an optical substrate) such as a polarizing member, a retardation member, or an anti-reflection member; and the like are provided as appropriate. For example, circular polarization may be obtained by using a polarizing substrate and a retardation substrate. In addition, a backlight, a side light, or the like may be used as a light source.

(335) Since the transistor is easily broken owing to static electricity or the like, a protective circuit for protecting the driver circuit is preferably provided. The protection circuit is preferably formed using a nonlinear element.

(336) FIGS. **31A** to **31C** illustrate an example of the liquid crystal display device in FIG. **30** in which a common connection portion (pad portion) for being electrically connected to the second electrode **931** provided on the substrate **906** is formed over the substrate **901**.

(337) The common connection portion is provided in a position overlapping the sealant for bonding the substrate **901** and the substrate **906**, and is electrically connected to the second electrode **931** through conductive particles contained in the sealant. Alternatively, the common connection portion is provided in a position not overlapping the sealant (except for the pixel portion) and a paste including conductive particles is provided separately from the sealant so as to overlap the common connection portion, whereby the common connection portion is electrically connected to the second electrode **931**.

(338) The right side of FIG. **31A** shows a cross-sectional view of the transistor **910** in the pixel portion, and the left side of FIG. **31A** is a cross-sectional view of the common connection portion which can be formed through the same steps as the transistor **910**. The common connection portion in FIG. **31A** corresponds to the cross section along I-J in the top view of the common connection portion illustrated in FIG. **31B**.

(339) A common potential line **975** is provided over a gate insulating film **922** and formed using the same material and through the same steps as a source electrode **971** and a drain electrode **973** of the transistor **910**.

(340) Further, the common potential line **975** is covered with the insulating films **924** and **934**, and a plurality of openings are formed in the insulating films **924** and **934** so as to overlap the common potential line **975**. These openings are formed through the same steps as a contact hole which connects the first electrode **930** and one of the source electrode **971** and the drain electrode **973** of the transistor **910**.

(341) Further, the common potential line **975** is connected to a common electrode **977** through the openings provided in the insulating films **924** and **934**. The common electrode **977** is provided over the insulating film **934** and formed using the same material and through the same steps as the connection terminal electrode **915** and the first electrode **930** in the pixel portion.

(342) In this manner, the common connection portion can be manufactured in the same process as the switching element in the pixel portion **902**.

(343) The common electrode **977** is an electrode in contact with the conductive particles contained in the sealant, and is electrically connected to the second electrode **931** of the second substrate **906**.

(344) As illustrated in FIG. **31C**, a common potential line **985** may be formed using the same material and through the same steps as the gate electrode of the transistor **910**.

(345) In the common connection portion in FIG. **31C**, the common potential line **985** is provided under the gate insulating film **922** and the insulating films **924** and **934**, and a plurality of openings are formed in the gate insulating film **922** and the insulating films **924** and **934** so as to overlap the

common potential line **985**. These openings are formed by etching the insulating films **924** and **934** through the same steps as a contact hole which connects the first electrode **930** and one of the source electrode **971** and the drain electrode **973** of the transistor **910**, and further selectively etching the gate insulating film **922**.

(346) Further, the common potential line **985** is connected to a common electrode **987** through the openings provided in the gate insulating film **922** and the insulating films **924** and **934**. The common electrode **987** is provided over the insulating film **934** and formed using the same material and through the same steps as the connection terminal electrode **915** and the first electrode **930** in the pixel portion.

(347) As described above, when the transistor and the capacitor shown in the above embodiment are used, a semiconductor device including the capacitor with increased charge capacity can be manufactured while the aperture ratio is improved. As a result, the semiconductor device with excellent display quality can be obtained.

(348) Furthermore, the oxide semiconductor film that is the semiconductor film in the transistor includes reduced oxygen vacancies and impurities such as hydrogen; accordingly, the semiconductor device of one embodiment of the present invention has good electrical characteristics.

(349) Note that this embodiment can be combined with any of the other embodiments shown in this specification.

Embodiment 6

(350) In this embodiment, a structure of an information processor capable of image processing and displaying, to which the semiconductor device of one embodiment of the present invention can be applied, will be described with reference to FIG. **32** and FIGS. **33A1**, **33A2**, **33B1**, and **33B2**.

(351) Specifically, description is made on an information processor which has a first mode in which a G signal for selecting a pixel is output at a rate of 30 Hz (30 times per second) or more, preferably more than or equal to 60 Hz (60 times per second) and less than 960 Hz (960 times per second) and a second mode in which the G signal is output at a rate of more than or equal to 11.6 μ Hz (once per day) and less than 0.1 Hz (0.1 times per second), preferably more than or equal to 0.28 μ Hz (once per hour) and less than 1 Hz (once per second).

(352) When a still image is displayed with the information processor of one embodiment of the present invention, the refresh rate can be set to less than 1 Hz, preferably less than or equal to 0.2 Hz. This enables eye-friendly display, i.e., display which causes less eye fatigue of a user or display which does not put strain on the user's eyes. Further, a display image can be refreshed at an optimal rate in accordance with the quality of the image displayed on the display portion. Specifically, in displaying a still image, the refresh rate can be set lower than that in displaying a smooth moving image; thus, a still image with less flicker can be displayed and power consumption can be reduced.

(353) FIG. **32** shows a block diagram of a structure of an information processor with a display function of one embodiment of the present invention.

(354) FIGS. **33A1** and **33A2** show block diagrams each showing a structure of a display portion of a display device of one embodiment of the present invention.

(355) An information processor **600** with a display function, which is described in this embodiment, includes a display device **640**, an arithmetic device **620**, and an input unit **500** (see FIG. **32**).

(356) The display device **640** includes a display portion **630** and a control portion **610** (see FIG. **32**). A primary image signal **625_V** and a primary control signal **625_C** can be input to the display device **640**. In the display device **640**, image information can be displayed on the display portion **630**.

(357) The primary image signal **625_V** includes grayscale information (also can be referred to as luminance information) and chromaticity information on an image, for example.

(358) The primary control signal **625_C** includes a signal for controlling the timing of scan

operation of the display device **640**, for example.

(359) Note that a power supply potential or the like is supplied to the control portion **610** and the display portion **630** in the display device **640**.

(360) The control portion **610** has a function of controlling the display portion **630**. For example, a secondary image signal **615_V** and/or a secondary control signal **615_C** are generated in the control portion **610**.

(361) The control portion **610** may include a polarity determination circuit, for example. The polarity determination circuit allows the polarity of a signal to be inverted every frame.

(362) The polarity determination circuit may notify the timing at which the polarity of the secondary image signal **615_V** is to be inverted, and the control portion **610** may be configured to invert the polarity of the secondary image signal **615_V** at the notified timing. Note that the polarity of the secondary image signal **615_V** may be inverted in the control portion **610**, or may be inverted in the display portion **630** in accordance with an instruction from the control portion **610**.

(363) The polarity determination circuit may include a counter and a signal generation circuit, so that the timing of inverting the polarity of the secondary image signal **615_V** is determined by using a synchronization signal.

(364) The counter has a function of counting the number of frame periods by using the pulse of a horizontal synchronizing signal. The signal generation circuit has a function of notifying the timing of inverting the polarity of the secondary image signal **615_V** to the control portion **610**.

(365) This enables the polarity of the secondary image signal **615_V** to be inverted every several consecutive frame periods by using information on the number of frame periods obtained by the counter.

(366) Image information can be included in the secondary image signal **615_V**.

(367) For example, the secondary image signal **615_V** may be generated from the primary image signal **625_V** in the control portion **610**, and then output from the control portion **610**.

(368) Alternatively, in the control portion **610**, the secondary image signal **615_V** can be generated so as to have a polarity inverted every frame and an amplitude equal to the difference between the potential of the primary image signal **625_V** and a reference potential V_{sc} .

(369) The secondary control signal **615_C** can include a signal for controlling a first driver circuit (also referred to as a G driver circuit **632**) of the display portion **630** or a signal for controlling a second driver circuit (also referred to as an S driver circuit **633**) of the display portion **630**.

(370) For example, the control portion **610** may generate the secondary control signal **615_C** from the primary control signal **625_C** including a synchronizing signal such as a vertical synchronizing signal or a horizontal synchronizing signal.

(371) The secondary control signal **615_C** includes, for example, a start pulse signal **SP**, a latch signal **LP**, a pulse width control signal **PWC**, and a clock signal **CK**.

(372) Specifically, the secondary control signal **615_C** includes an S driver circuit start pulse signal **SP**, an S driver circuit clock signal **CK**, a latch signal **LP**, and the like that control the operation of the S driver circuit **633**. The secondary control signal **615_C** can also include a G driver circuit start pulse signal **SP**, a G driver circuit clock signal **CK**, a pulse width control signal **PWC**, and the like that control the operation of the G driver circuit **632**.

(373) The display portion **630** includes a pixel portion **631**, a first driver circuit (also referred to as the G driver circuit **632**), and a second driver circuit (also referred to as the S driver circuit **633**).

(374) The pixel portion **631** does not include light with a wavelength shorter than 420 nm as display light and includes a plurality of pixels **631p** arranged at a resolution of 150 ppi or more and wirings that connect the plurality of pixels **631p**. Each of the plurality of pixels **631p** is connected to at least one of scan lines **G** and at least one of signal lines **S**. Note that the kinds and number of the wirings depend on the structure, number, and position of the pixel **631p**.

(375) For example, in the case where the pixels **631p** are arranged in a matrix of x columns and y rows in the pixel portion **631**, the signal lines **S1** to **Sx** and scan lines **G1** to **Gy** are provided in the

pixel portion **631** (see FIG. **33A1**). The plurality of scan lines (**G1** to **Gy**) can supply G signals to the respective rows. The plurality of signal lines (**S1** to **Sx**) can supply S signals to the plurality of pixels.

(376) The G driver circuit **632** can control the supply of a G signal **632_G** and select the scan line **G** (see FIG. **32**).

(377) For example, the pixel portion **631** may be divided into a plurality of regions (specifically, a first region **631a**, a second region **631b**, and a third region **631c**) to be driven (see FIG. **33A2**).

(378) Each region can be provided with the plurality of pixels **631p**, the plurality of scan lines **G** for selecting the pixels **631p** row by row, and the plurality of signal lines **S** for supplying S signals **633_S** to the selected pixels **631p**.

(379) In addition, a plurality of G driver circuits (specifically, a first G driver circuit **632a**, a second G driver circuit **632b**, and a third G driver circuit **632c**) may be provided.

(380) The G driver circuit can control the supply of a G signal **632_G** and select the scan lines **G** in each region (specifically, the scan lines **G1** to **Gj** in the first G driver circuit **632a**, the scan lines **Gj+1** to **G2j** in the second G driver circuit **632b**, and the scan line **G2j+1** to **Gy** in the third G driver circuit **632c**).

(381) The G driver circuit outputs the first driving signal (G signal) **632_G** for selecting the pixel circuit **634** to the pixel circuit **634**. The G driver circuit **632** has a first mode of outputting the G signal **632_G** for selecting a scan line to each scan line at a rate of 30 Hz (30 times per second) or more, preferably more than or equal to 60 Hz (60 times per second) and less than 960 Hz (960 times per second) and a second mode of outputting the G signal **632_G** to each scan line at a rate of more than or equal to 11.6 μ Hz (once per day) and less than 0.1 Hz (0.1 times per second), preferably more than or equal to 0.28 μ Hz (once per hour) and less than 1 Hz (once per second).

(382) The G driver circuit **632** can be switched between the first mode and the second mode to be operated. For example, the G driver circuit **632** can be switched between the first mode and the second mode with the use of the secondary control signal **615_C** including a mode switching signal or the G driver circuit start pulse signal included in the secondary control signal **615_C**.

Specifically, the frequency of output of the G driver circuit start pulse signal from the control portion **610** may be controlled.

(383) The G signal **632_G** is generated by the G driver circuit **632**. The G signals **632_G** are output to the pixels **631p** in each row, whereby the pixels **631p** are selected row by row.

(384) The display portion **630** may include the S driver circuit **633**. The S driver circuit generates a second driver signal (also referred to as an S signal **633_S**) from the secondary image signal **615_V** and controls the supply of the S signals **633_S** to the signal lines **S** (specifically **S1** to **Sx**).

(385) The S signal **633_S** includes grayscale information on an image and the like. The S signal **633_S** is supplied to the pixel **631p** selected by the G signal **632_G**.

(386) The pixel portion **631** includes the plurality of pixels **631p**.

(387) The pixel **631p** includes a display element **635** and a pixel circuit **634** including the display element **635** (see FIG. **32**).

(388) The pixel circuit **634** holds the S signal **633_S** supplied and displays some image data in the display element **635**. The structure of the pixel circuit **634** can be selected in accordance with the kind or the driving method of the display element **635**.

(389) FIG. **33B1** illustrates, as an example of the pixel circuit **634**, a structure in which a liquid crystal element **635LC** is used as the display element **635**.

(390) The pixel circuit **634** includes a transistor **634t** including a gate electrode to which the G signal **632_G** is input and a first electrode to which the S signal is input, and the liquid crystal element **635LC** including a first electrode electrically connected to a second electrode of the transistor **634t** and a second electrode to which a common potential is supplied.

(391) The pixel circuit **634** includes the transistor **634t** for controlling the supply of the S signal **633_S** to the display element **635**.

(392) A gate of the transistor **634t** is connected to any one of the scan lines G1 to Gy. One of a source and a drain of the transistor **634t** is connected to any one of the signal lines S1 to Sx. The other of the source and the drain of the transistor **634t** is connected to the first electrode of the display element **635**.

(393) In the pixel **631p**, one transistor **634t** is used as a switching element for controlling the input of the S signal **633_S** to the pixel **631p**. Alternatively, a plurality of transistors which serve as one switching element may be used in the pixel **631p**. In that case, the plurality of transistors serving as one switching element may be connected to each other in parallel, in series, or in combination of parallel connection and series.

(394) Note that the pixel **631p** may further include a capacitor **634c** for holding voltage between the first electrode and a second electrode of the liquid crystal element **635LC** and another circuit element such as a transistor, a diode, a resistor, a capacitor, or an inductor as needed. A predetermined common potential Vcom is applied to the second electrode of the display element **635**.

(395) The capacitance of the capacitor **634c** may be adjusted as appropriate. For example, in the second mode described later, the capacitor **634c** is provided in the case where the S signal **633_S** is held for a relatively long period (specifically, 1/60 sec or longer). The capacitance of the pixel circuit **634** can also be adjusted with a structure in which the capacitor **634c** is not provided. Further, a virtual capacitor may be formed by a structure in which the first electrode and the second electrode of the liquid crystal element **635LC** are provided to overlap each other.

(396) FIG. 33B2 illustrates, as another example of the pixel circuit, a structure in which an EL element **635EL** is used as the display element **635**.

(397) A pixel circuit **634EL** includes a first transistor **6340** including a gate electrode to which the G signal **632_G** is input, a first electrode to which the S signal is input, and a second electrode which is electrically connected to a first electrode of the capacitor **634c**. The pixel circuit **634EL** also includes a second transistor **634t_2** including a gate electrode electrically connected to a second electrode of the first transistor **6340**, a first electrode electrically connected to a second electrode of the capacitor **634c**, and a second electrode electrically connected to a first electrode of the EL element **635EL**. A power supply potential is supplied to the second electrode of the capacitor **634c** and the first electrode of the second transistor **634t_2**, and a common potential is supplied to a second electrode of the EL element **635EL**. Note that the difference between the power supply potential and the common potential is larger than the voltage at which the EL element **635EL** starts to emit light.

(398) In the pixel circuit **634**, the transistor **634t** controls whether to apply the potential of the signal line S to the first electrode of the display element **635**.

(399) Note that a transistor including an oxide semiconductor can be suitably used as the transistor in the display device of one embodiment of the present invention. Embodiments 1 and 2 can be referred to for the details of the transistor including an oxide semiconductor.

(400) A transistor including an oxide semiconductor film can have leakage current between a source and a drain in an off state (off-state current) much lower than that of a conventional transistor including silicon. By using a transistor with extremely low off-state current in a pixel portion of a display portion, frame frequency can be lowered while flicker is reduced.

(401) Besides the liquid crystal element **635LC**, any of a variety of display elements such as an OLED element generating electroluminescence when voltage is applied thereto and electronic ink utilizing electrophoresis can be used as the display element **635**.

(402) For example, the polarized light transmittance of the liquid crystal element **635LC** can be controlled by the potential of the S signal **633_5**; thus, gradation can be expressed.

(403) For example, in the case where a transmissive liquid crystal element is used as the display element **635**, a light supply portion **650** can be provided in the display portion **630**. The light supply portion **650** includes a light source. The control portion **610** controls driving of the light

source in the light supply portion **650**. The light supply portion **650** supplies light to the pixel portion **631** including the liquid crystal element, and functions as a backlight.

(404) The light source in the light supply portion **650** can be a cold cathode fluorescent lamp, a light-emitting diode (LED), an OLED element, or the like.

(405) In particular, the intensity of blue light emitted from the light source is preferably weakened compared to that of light of any other color. Since blue light included in light emitted from the light source is not absorbed by the cornea and lens of the eye and reaches the retina, it is possible to reduce long-term effects of blue light on the retina (e.g., age-related macular degeneration), adverse effects of exposure to blue light until midnight on the circadian rhythm, and the like. Specifically, the light source preferably emits light that does not include light with a wavelength of 400 nm or shorter, preferably 420 nm or shorter, and more preferably 440 nm or shorter.

(406) The pixel in the semiconductor device of one embodiment of the present invention absorbs and hardly transmits light with the above wavelength. Accordingly, even when a light source emits light with the above wavelength, the light with the above wavelength can be reduced or blocked by using the semiconductor device of one embodiment of the present invention.

(407) The arithmetic device **620** generates the primary image signal **625_V** and the primary control signal **625_C** including a mode switching signal.

(408) The mode switching signal may be generated by, the order of a user of the information processor **600**.

(409) The user of the information processor **600** can give an order to switch display by using the input unit **500**. The arithmetic device **620** may be configured to be supplied with an image switching signal **500_C** and to output the primary control signal **625_C** including the mode switching signal.

(410) The primary control signal **625_C** including a mode switching signal is supplied to the control portion **610** in the display device **640**, and the secondary control signal **615_C** including the mode switching signal is output from the control portion.

(411) For example, when the secondary control signal **615_C** including the mode switching signal for switching the G driver circuit **632** from the second mode to the first mode is supplied to the G driver circuit **632**, the G driver circuit **632** is switched from the second mode to the first mode. After that, the G driver circuit **632** outputs the G signal for at least one frame, and then switched to the second mode.

(412) Specifically, the input unit **500** may be configured to output the image switching signal **500_C** to the arithmetic device **620** when sensing a page turning operation.

(413) The arithmetic device **620** generates the primary image signal **625_V** including the page turning operation and outputs the primary image signal **625_V** as well as the primary control signal **625_C** including a mode switching signal.

(414) The control portion **610** supplied with the primary image signal **625_V** and the primary control signal **625_C** supplies the secondary control signal **615_C** including the mode switching signal and the secondary image signal **615_V** for executing the page turning operation.

(415) The G driver circuit **632** supplied with the secondary control signal **615_C** including the mode switching signal is switched from the second mode to the first mode and outputs the G signal **632_G** at a high rate.

(416) The S driver circuit **633** supplied with the secondary image signal **615_V** including the page turning operation outputs the S signal **633_S** generated from the secondary image signal **615_V** to the pixel circuit **634**.

(417) In this manner, many frame images including the page turning operation can be rewritten at high rate by the pixels **631p**. As a result, images based on the secondary image signals **615_V** for executing the page turning operation can be displayed smoothly.

(418) The arithmetic device **620** may be configured to determine whether an image based on the primary image signal **625_V** output to the display portion **630** is a moving image or a still image

and to output the primary control signal **625_C** including the mode switching signal in accordance with the determination result.

(419) Specifically, the arithmetic device **620** outputs a switching signal for selecting the first mode when the image based on the primary image signal **625_V** is a moving image, and outputs a switching signal for selecting the second mode when the image based on the primary image signal **625_V** is a still image.

(420) A method for determining whether the image based on the primary image signal is a moving image or a still image is as follows. Signals for one frame included in the primary image signal **625_V** are compared with signals for the previous frame and the next frame. It is determined that the image is a moving image when the difference between the signals is greater than a predetermined difference, and it is determined that the image is a still image in other cases.

(421) When the control portion **610** switches the operating mode of the G driver circuit from one mode to another mode (e.g., from the second mode to the first mode), the G driver circuit may be configured to output the G signals **632_G** one or more predetermined times, and then be switched to the other mode.

(422) As the input unit **500**, a touch panel, a touch pad, a mouse, a finger joystick, a trackball, a data glove, or an imaging device can be used, for example In the arithmetic device **620**, an electric signal output from the input unit **500** can be associated with coordinates of a display portion. Accordingly, a user can input an instruction for processing information displayed on the display portion.

(423) Examples of information input with the input unit **500** by a user are instructions for dragging an image displayed on the display portion to another position; for swiping a screen for turning a displayed image and displaying the next image; for scrolling a continuous image; for selecting a specific image; for pinching a screen for changing the size of a displayed image; and for inputting handwritten characters.

(424) Note that illuminance is the amount of light incident on an irradiation surface per unit area and unit time, in which the spectral sensitivity of the eye is taken into consideration.

(425) Note that this embodiment can be combined with any of the other embodiments shown in this specification.

Embodiment 7

(426) In this embodiment, an information processing method of an information processor using the semiconductor device of one embodiment of the present invention will be described with reference to FIGS. **34A** and **34B**.

(427) Specifically, description is made on a method for generating an image that can be displayed on the display portion of the information processor using the semiconductor device of one embodiment of the present invention. In particular, description is made on a method of switching images in an eye-friendly way when an image displayed on the display portion is changed into another image, that is, a method of switching images with less eye fatigue given to a user or a method of switching images without strain on the eyes of a user.

(428) FIG. **34A** shows a block diagram illustrating a structure of the information processor using the semiconductor device of one embodiment of the present invention, and FIG. **34B** is a schematic view illustrating image data.

(429) In one embodiment of the present invention, display images are smoothly switched in a display portion of the information processor.

(430) The above structure reduces the strain put on the user's eyes when display images are switched. It is thus possible to provide a novel information processing method which enables eye-friendly display of an image including information processed by an arithmetic unit.

(431) A user may feel eye fatigue when images are rapidly switched and displayed, for example, when scenes are switched frequently in a moving image or when a still image is switched to a different still image.

(432) When an image is switched to a different image, it is preferable that the images be switched not instantaneously but gradually (smoothly) and naturally.

(433) For example, when a first still image is switched to a second still image, it is preferable to insert a moving image of the first still image fading out and/or a moving image of the second still image fading in between the first still image and the second still image. Alternatively, a moving image obtained by overlapping the first still image and the still second image may be inserted so that the second still image fades in at the same time when the first still image fades out (this technique is also referred to as cross-fading). Further alternatively, a moving image for displaying the process in which the first still image gradually changes into the second still image may be inserted (this technique is also referred to as morphing).

(434) Note that a first still image may be displayed at a low refresh rate, followed by the display of an image for image switching at a high refresh rate, and then a second still image may be displayed at a low refresh rate.

(435) An example of a method for switching between different images A and B will be described below.

(436) FIG. 34A shows a block diagram illustrating a structure of a display portion in which images can be switched. The display portion illustrated in FIG. 34A includes an arithmetic unit 701, a storage unit 702, a control unit 703, and a display unit 704.

(437) In a first step, data of the image A and data of the image B input from an external memory device or the like are stored in the storage unit 702 by the arithmetic unit 701.

(438) In a second step, the arithmetic unit 701 sequentially generates new image data based on the data of the image A and the data of the image B in accordance with a predetermined number by which the image data is divided.

(439) In a third step, the generated image data is output to the control unit 703. The control unit 703 makes the input image data be displayed on the display unit 704.

(440) FIG. 34B shows a schematic view illustrating image data generated when images are gradually switched from the image A to the image B.

(441) FIG. 34B shows the case where N pieces of image data (N is a natural number) are generated to be displayed between the image A and the image B and each piece of the image data is displayed for f frame periods (f is a natural number). Thus, it takes f×N frames to switch display from the image A to the image B.

(442) Here, it is preferable that the above parameters such as N and f can be set freely by a user. The arithmetic unit 701 obtains these parameters in advance and generates image data in accordance with the parameters.

(443) Image data generated for the i-th time (i is an integer of 1 to N) can be generated by weighting the data of the image A and the data of the image B and adding the weighted data. For example, when the luminance (gray level) of a pixel displaying the image A is denoted by a and that of the pixel displaying the image B is denoted by b, the luminance (gray level) c of the pixel displaying the image data generated for the i-th time is represented by Formula 1. Note that the gray level means a level of gradation displayed on the display portion. An image with gradation of only two levels, white and black, can be referred to as a two-level image. For example, a display portion of a conventional personal computer includes subpixels which display red, green, and blue. Signals for expressing gradation of 256 levels are input to the subpixels.

[FORMULA 1]

(444)
$$c = \frac{(N - i)a + ib}{N} \quad (1)$$

(445) When the image data generated by the above method is used for switching the display from the image A to the image B, a discontinuous image can be switched gradually (smoothly) and naturally.

(446) Note that in Formula 1, the case where a=0 in all the pixels corresponds to fade-in by which a

black image is gradually switched to the image B. Moreover, the case where $b=0$ in all the pixels corresponds to fade-out by which the image A is gradually switched to a black image.

(447) Although the method of switching images by temporarily overlapping of two images is described above, a method without overlapping operation may be employed.

(448) In the case where the image A is switched to the image B without overlapping of the two images, a black image may be inserted between the image A and the image B. At this time, the above method of switching images may be employed when the image A changes into a black image and/or when a black image changes into the image B. Further, an image inserted between the image A and the image B is not limited to a black image, and may be a single-color image such as a white image or a multi-color image different from the image A and the image B.

(449) When an image, particularly a single-color image such as a black image is inserted between the image A and the image B, the timing of image switching can be perceived by a user without causing a feeling of discomfort, so that images can be switched without making the user feel stress.

(450) Note that this embodiment can be combined with any of the other embodiments shown in this specification.

Embodiment 8

(451) In this embodiment, a structure of an information processor using the semiconductor device of one embodiment of the present invention will be described with reference to FIGS. 35A1, 35A2, 35B1, and 35B2, and FIG. 36.

(452) FIGS. 35A1, 35A2, 35B1, and 35B2 show an effect of the information processor.

(453) FIG. 36 shows a block diagram illustrating the structure of the information processor.

(454) Eye fatigue is classified into two categories: nervous asthenopia and muscular asthenopia. The eye fatigue is explained using the schematic views of FIGS. 35A1 and 35A-2.

(455) Nervous asthenopia is caused when a user keeps looking at continuous or blinking light emitted from a display portion for a long time. This is because the brightness stimulates and fatigues the retina or nerve of the eye or the brain. Frequent blinking of fluorescent light or a display portion of a conventional display device, which is called flicker, causes nervous asthenopia.

(456) Muscular asthenopia is fatigue caused by overuse of the ciliary muscle, which is used to adjust the focus.

(457) FIG. 35A1 shows a schematic view illustrating display on a conventional display portion. An image is rewritten 60 times per second in display on the conventional display portion. When a user keeps looking at such display for a long time, the retina or nerve of the eye or the brain may be stimulated and eye fatigue might be caused as a result.

(458) In addition, as shown in FIG. 35A2, when the size of each pixel is large (for example, when the resolution is less than 150 ppi), the outline of a character or the like displayed on the display portion is blurred. When a user keeps looking at the character or the like with a blurred outline displayed on the display portion for a long time, it remains difficult to focus the eye on the character even though the ciliary muscle constantly moves in order to focus the eye, which might put strain on the eye.

(459) Methods for quantitatively measuring eye fatigue have been studied. For example, critical flicker (fusion) frequency (CFF) is known as an indicator for evaluating nervous asthenopia. Further, accommodation time, near point distance, and the like are known as indicators for evaluating muscular asthenopia.

(460) Other methods for evaluating eye fatigue include electroencephalography, thermography, counting the number of times of blinking, measuring tear volume, measuring the speed of contractile response of the pupil, and questionnaires for surveying subjective symptoms.

(461) In order to solve the above problem, one embodiment of the present invention focuses on the illuminance of working environment and the gray level of a background of image information displayed in a display device. The following embodiment includes one embodiment of the present invention which is made by focusing on the illuminance information of working environment and

the gray level information of a background of image information.

(462) A method for processing and displaying image information of one embodiment of the present invention includes the step of acquiring information on the illuminance of environment and information on the gray level of a background of image information displayed on a display portion; and the step of displaying, with use of the acquired information, the image information on a display portion which includes a plurality of pixels with a resolution of 150 ppi or more and emits light with a wavelength of 420 nm or longer. As a result, the image information can be displayed in accordance with the illuminance of environment. It is thus possible to provide a novel method for processing and displaying image information, which is capable of image information processing and eye-friendly display.

(463) FIG. 36 shows an example of a block diagram of an information processor capable of employing the method for processing and displaying image information of one embodiment of the present invention.

(464) An information processor 330 includes an arithmetic unit 311, a storage unit 312, and a transmission path 314. The transmission path 314 connects the arithmetic unit 311, the storage unit 312, and an input/output interface 315 to each other and transmits information. Note that these units can not be clearly distinguished and one unit also serves as another unit or include part of another unit in some cases. For example, a touch panel is an input unit as well as a display unit.

(465) An input/output device 320 is connected to the transmission path 314 via the input/output interface 315. The input/output device 320 is a device for inputting information to an arithmetic device 310 from the outside or outputting information from the arithmetic device 310.

(466) Examples of the input/output device 320 include a communication device, a network connection device, and a writable external memory device such as a hard disk or a removable memory.

(467) Examples of an input device 321 include a human interface device such as a keyboard, a pointing device (e.g., a mouse), or a touch panel, a camera such as a digital camera or a digital video camera, a scanner, and a read-only external memory device such as a CD-ROM or a DVD-ROM. For example, a user of the information processor 330 can input a page turning instruction or the like with use of the input device 321.

(468) A display unit 322, a speaker, a printer, and the like can be connected as the output device.

(469) The information processor 330 of one embodiment of the present invention includes the display unit 322. In particular, display light of the display unit 322 does not include light with a wavelength shorter than 420 nm, preferably shorter than 440 nm. A display portion includes a plurality of pixels with a resolution of 150 ppi or more, preferably 200 ppi or more. This enables eye-friendly display. Note that in this specification, the display light refers to light emitted from or reflected on a display unit of an information processor so that a user can see displayed images.

(470) The display light of the display unit of one embodiment of the present invention is not absorbed by the cornea and lens of the eye and reaches the retina, and therefore does not include light having long-term effects on the retina or adverse effects on the circadian rhythm. Specifically, light for displaying images does not include light with a wavelength of 400 nm or shorter, preferably 420 nm or shorter, and more preferably 440 nm or shorter.

(471) The semiconductor device of one embodiment of the present invention can be used for the information processor 330 of one embodiment of the present invention. The pixel in the semiconductor device absorbs and hardly transmits light with the above wavelength. Accordingly, even when a light source emits light with the above wavelength, the light with the above wavelength can be reduced or blocked by using the semiconductor device of one embodiment of the present invention.

(472) In addition, the display portion of one embodiment of the present invention includes pixels with a resolution of 150 ppi or more, preferably 200 ppi or more, that is, each pixel has a small size. This allows muscular asthenopia of the user's eyes to be reduced.

(473) FIGS. 35B1 and 35B2 show schematic views illustrating an effect of reducing the eye fatigue in the information processor of one embodiment of the present invention.

(474) In the information processor of one embodiment of the present invention, the rate at which a signal for selecting a pixel is output can be changed. In particular, when a transistor with extremely low off-state current is used in a pixel portion of a display portion, frame frequency can be lowered while flicker is reduced. For example, an image can be rewritten as less frequently as once every five seconds. This enables the user to see the same one image as long as possible, so that flicker on the screen recognized by the user is reduced. Thus, stimuli to the retina or nerve of the eye or the brain of the user are reduced, and nervous asthenopia is reduced accordingly (see FIG. 35B1).

(475) Note that a transistor including an oxide semiconductor, particularly a transistor including a CAAC-OS is suitably used as a transistor with extremely low off-state current.

(476) Each pixel in the information processor of one embodiment of the present invention has a small size. Specifically, resolution as high as 150 ppi or more, preferably 200 ppi or more can be achieved. It is also possible to display precise and smooth images with a clear outline, which allows ciliary muscles to adjust the focus more easily, and reduces muscular asthenopia of users (see FIG. 35B2). Note that resolution can be expressed by pixel density (pixel per inch (ppi)). Pixel density is the number of pixels per inch. A pixel is a unit composing an image.

(477) Note that this embodiment can be combined with any of the other embodiments shown in this specification.

Embodiment 9

(478) The semiconductor device of one embodiment of the present invention can be applied to a variety of electronic devices (including game machines). Examples of the electronic devices include a television device, a monitor of a computer or the like, a digital camera, a digital video camera, a digital photo frame, a mobile phone, a game console, a portable game machine, a portable information terminal, an audio reproducing device, and a game machine (e.g., a pachinko machine or a slot machine). Examples of such electronic devices are illustrated in FIGS. 37A to 37C and FIGS. 38A and 38B.

(479) FIG. 37A illustrates a table having a display portion. In the table **9000**, a display portion **9003** is incorporated in a housing **9001** and an image can be displayed on the display portion **9003**. Note that the housing **9001** is supported by four leg portions **9002**. Further, a power cord **9005** for supplying power is provided for the housing **9001**.

(480) The semiconductor device described in any of the above embodiments can be used for the display portion **9003**. Thus, the display portion **9003** can have high display quality.

(481) The display portion **9003** has a touch-input function. When a user touches buttons **9004** which are displayed on the display portion **9003** of the table **9000** with his/her fingers or the like, the user can carry out operation of the screen and input of information. Further, when the table may be made to communicate with home appliances or control the home appliances, the display portion **9003** may function as a control device which controls the home appliances by operation on the screen. For example, with the use of a semiconductor device having a touch sensor function or an image sensor function, the display portion **9003** can have a touch-input function.

(482) Further, the screen of the display portion **9003** can be placed perpendicular to a floor with a hinge provided for the housing **9001**; thus, the table **9000** can also be used as a television device. When a television device having a large screen is set in a small room, an open space is reduced; however, when a display portion is incorporated in a table, a space in the room can be efficiently used.

(483) FIG. 37B illustrates a television device. In a television device **9100**, a display portion **9103** is incorporated in a housing **9101** and an image can be displayed on the display portion **9103**. Note that the housing **9101** is supported by a stand **9105** here.

(484) The television device **9100** can be operated with an operation switch of the housing **9101** or a separate remote controller **9110**. Channels and volume can be controlled with an operation key

9109 of the remote controller **9110** so that an image displayed on the display portion **9103** can be controlled. Furthermore, the remote controller **9110** may be provided with a display portion **9107** for displaying data output from the remote controller **9110**.

(485) The television device **9100** illustrated in FIG. 37B is provided with a receiver, a modem, and the like. With the receiver, general television broadcasts can be received in the television device **9100**. Further, when the television device **9100** is connected to a communication network by wired or wireless connection via the modem, one-way (from a transmitter to a receiver) or two-way (between a transmitter and a receiver or between receivers) data communication can be performed.

(486) The semiconductor device described in any of the above embodiments can be used for the display portions **9103** and **9107**. Thus, the television set can have high display quality.

(487) FIG. 37C illustrates a computer **9200**, which includes a main body **9201**, a housing **9202**, a display portion **9203**, a keyboard **9204**, an external connection port **9205**, a pointing device **9206**, and the like.

(488) The semiconductor device described in any of the above embodiments can be used for the display portion **9203**. Thus, the computer **9200** can have high display quality.

(489) The display portion **9203** has a touch-input function. When a user touches buttons and the like which are displayed on the display portion **9203** with his/her fingers or the like, the user can carry out operation on the screen and input of information. Furthermore, information can be input using a keyboard or voice input.

(490) FIGS. 38A and 38B illustrate a foldable tablet terminal. In FIG. 38A, the tablet terminal is opened and includes a housing **9630**, a display portion **9631a**, a display portion **9631b**, a display-mode switching button **9034**, a power button **9035**, a power-saving-mode switching button **9036**, a clip **9033**, and an operation button **9038**.

(491) The semiconductor device described in any of the above embodiments can be used for the display portion **9631a** and the display portion **9631b**. Thus, the display quality of the tablet terminal can be improved.

(492) Part of the display portion **9631a** can be a touch panel region **9632a** and data can be input when a displayed operation key **9638** is touched. Although a structure in which a half region in the display portion **9631a** has only a display function and the other half region also has a touch panel function is illustrated as an example, the structure of the display portion **9631a** is not limited thereto. The whole area of the display portion **9631a** may have a touch panel function. For example, the whole area of the display portion **9631a** can display keyboard buttons and serve as a touch screen while the display portion **9631b** can be used as a display screen.

(493) Like the display portion **9631a**, part of the display portion **9631b** can be a touch panel region **9632b**. When a keyboard display switching button **9639** displayed on the touch panel is touched with a finger, a stylus, or the like, a keyboard can be displayed on the display portion **9631b**.

(494) Touch input can be performed concurrently on the touch panel regions **9632a** and **9632b**.

(495) The display-mode switching button **9034** can switch display orientation (e.g., between landscape mode and portrait mode) and select a display mode (switch between monochrome display and color display), for example. The power-saving-mode switching button **9036** can control display luminance in accordance with the amount of external light in use of the tablet terminal detected by an optical sensor incorporated in the tablet. The tablet terminal may include another detection device such as a sensor for detecting orientation (e.g., a gyroscope or an acceleration sensor) in addition to the optical sensor.

(496) Although the display portion **9631a** and the display portion **9631b** have the same display area in FIG. 38A, one embodiment of the present invention is not limited to this example. The display portion **9631a** and the display portion **9631b** may have different areas or different display quality. For example, one of them may be a display panel that can display higher-definition images than the other.

(497) In FIG. 38B, the tablet terminal is folded and includes the housing **9630**, a solar cell **9633**,

and a charge and discharge control circuit **9634**. Note that FIG. **38B** illustrates an example in which the charge and discharge control circuit **9634** includes the battery **9635** and the DCDC converter **9636**.

(498) Since the tablet terminal can be folded in two, the housing **9630** can be closed when not in use. Thus, the display portions **9631a** and **9631b** can be protected, thereby providing a tablet with high endurance and high reliability for long-term use.

(499) In addition, the tablet terminal illustrated in FIGS. **38A** and **38B** can have a function of displaying various kinds of data (e.g., a still image, a moving image, and a text image), a function of displaying a calendar, a date, the time, or the like on the display portion, a touch-input function of operating or editing the data displayed on the display portion by touch input, a function of controlling processing by a variety of kinds of software (programs), and the like.

(500) The solar cell **9633**, which is attached on the surface of the tablet terminal, supplies electric power to a touch screen, a display portion, an image signal processor, and the like. Note that the solar cell **9633** can be provided on one or both surfaces of the housing **9630**, so that the battery **9635** can be charged efficiently. The use of a lithium ion battery as the battery **9635** is advantageous in downsizing or the like.

(501) The structure and operation of the charge and discharge control circuit **9634** illustrated in FIG. **38B** are described with reference to block diagrams of FIGS. **39A** to **39C**. FIG. **39A** illustrates the solar cell **9633**, the battery **9635**, the DCDC converter **9636**, a DCDC converter **9637**, switches SW1 to SW3, and a load (e.g., the display portion **9631**), and the battery **9635**, the DCDC converter **9636**, the DCDC converter **9637**, and the switches SW1 to SW3 correspond to the charge/discharge control circuit **9634** in FIG. **38B**.

(502) First, an example of the operation in which power is generated by the solar cell **9633** will be described. The voltage of power generated by the solar cell **9633** is raised or lowered by the DCDC converter **9636** so that a voltage for charging the battery **9635** is obtained. When the load (e.g., the display portion **9631**) is operated with the power from the solar cell **9633**, the switch SW1 is turned on and the voltage of the power is raised or lowered by the DCDC converter **9637** to a voltage needed for operating the load (e.g., the display portion **9631**). In addition, when no power is supplied to the load (e.g., the display portion **9631**), the switch SW1 is turned off and the switch SW2 is turned on so that the battery **9635** is charged.

(503) In the case where power is always supplied to the load (e.g., the display portion **9631**) through the battery **9635**, the switch SW1 may be omitted as illustrated in FIG. **39B**.

(504) Further, in the case where the voltage supplied to the load is in the range equivalent to the voltage of the battery **9635**, the DCDC converter **9637** may also be omitted as illustrated in FIG. **39C**.

(505) Note that the solar cell **9633** is described as an example of a power generation means; however, without limitation thereon, the battery **9635** may be charged using another power generation means such as a piezoelectric element or a thermoelectric conversion element (Peltier element). For example, the battery **9635** may be charged with a non-contact power transmission module that transmits and receives power wirelessly (without contact) to charge the battery or with a combination of other charging means.

(506) Note that this embodiment can be combined with any of the other embodiments shown in this specification.

(507) This application is based on Japanese Patent Application serial No. 2012-288973 filed with Japan Patent Office on Dec. 28, 2012, and Japanese Patent Application serial No. 2013-049261 filed with Japan Patent Office on Mar. 12, 2013, the entire contents of which are hereby incorporated by reference.

REFERENCE NUMERALS

(508) **100**: pixel portion **101**: pixel **102**: substrate **103**: transistor **104**: driver circuit **105**: capacitor **106**: driver circuit **107**: scan line **108**: liquid crystal element **109**: signal line **110**: base insulating

film **111**: semiconductor film **113**: conductive film **115**: capacitor line **117**: opening **118**: nitride insulating film **119**: semiconductor film **121**: pixel electrode **127**: gate insulating film **129**: insulating film **130**: insulating film **131**: insulating film **132**: insulating film **135**: boundary **154**: counter electrode **188a**: oxide semiconductor film **188b**: oxide semiconductor film **199a**: oxide semiconductor film **199b**: oxide semiconductor film **199c**: oxide semiconductor film **223**: transistor **227**: gate electrode **229**: wiring **231**: semiconductor film **233**: wiring **241**: conductive film **310**: arithmetic device **311**: arithmetic unit **312**: storage unit **314**: transmission path **315**: input/output interface **320**: input/output device **321**: input device **322**: display unit **330**: information processor **500**: input unit **500_C**: signal **600**: information processor **610**: control portion **615_C**: secondary control signal **615_V**: secondary image signal **620**: arithmetic device **625_C**: primary control signal **625_V**: primary image signal **630**: display portion **631**: pixel portion **631a**: region **631b**: region **631c**: region **631p**: pixel **632**: G driver circuit **632_G**: G signal **632a**: G driver circuit **632b**: G driver circuit **632c**: G driver circuit **633**: S driver circuit **633_5**: S signal **634**: pixel circuit **634c**: capacitor **634EL**: pixel circuit **634t**: transistor **6340**: transistor **634t_2**: transistor **635**: display element **635EL**: EL element **635LC**: liquid crystal element **640**: display device **650**: light supply portion **701**: arithmetic unit **702**: storage unit **703**: control unit **704**: display unit **901**: substrate **902**: pixel portion **903**: driver circuit **904**: driver circuit **905**: sealant **906**: substrate **908**: liquid crystal layer **910**: transistor **911**: transistor **913**: liquid crystal element **915**: connection terminal electrode **916**: terminal electrode **917**: conductive film **918**: FPC **918b**: FPC **919**: anisotropic conductive agent **922**: gate insulating film **923**: insulating film **924**: insulating film **925**: sealant **926**: capacitor **927**: oxide semiconductor film **929**: capacitor line **930**: electrode **931**: electrode **932**: insulating film **933**: insulating film **934**: insulating film **935**: spacer **936**: capacitor **971**: source electrode **973**: drain electrode **975**: common potential line **977**: common electrode **985**: common potential line **987**: common electrode **9000**: table **9001**: housing **9002**: leg portion **9003**: display portion **9004**: button **9005**: power cord **9033**: clip **9034**: switching button **9035**: power button **9036**: switching button **9038**: operation button **9100**: television device **9101**: housing **9103**: display portion **9105**: stand **9107**: display portion **9109**: operation key **9110**: remote controller **9200**: computer **9201**: main body **9202**: housing **9203**: display portion **9204**: keyboard **9205**: external connection port **9206**: pointing device **9630**: housing **9631**: display portion **9631a**: display portion **9631b**: display portion **9632a**: region **9632b**: region **9633**: solar cell **9634**: charge/discharge control circuit **9635**: battery **9636**: DCDC converter **9637**: DCDC converter **9638**: operation key **9639**: switching button

Claims

1. A semiconductor device comprising: a transistor comprising: a first oxide semiconductor layer; a source electrode layer and a drain electrode layer; a first insulating film over the first oxide semiconductor layer; and a gate electrode layer over the first insulating film; a capacitor comprising: one electrode included in a second oxide semiconductor layer; a dielectric over the second oxide semiconductor layer; and the other electrode included in a transparent conductive film over the dielectric; a display element comprising: one electrode included in the transparent conductive film; and the other electrode included in a pixel electrode over the transparent conductive film; a second insulating film; and a wiring being in contact with the second oxide semiconductor layer, wherein the other electrode of the capacitor is electrically connected to the one electrode of the display element, wherein each of the wiring and the second oxide semiconductor layer is over and in contact with the second insulating film, wherein each of the source electrode layer, the drain electrode layer and the wiring comprises a second material, and wherein each material of the first oxide semiconductor layer and the second oxide semiconductor layer comprises In, Zn and O.
2. The semiconductor device according to claim 1, wherein the wiring and the second oxide semiconductor layer overlap each other.

3. The semiconductor device according to claim 2, wherein the wiring and the transparent conductive film overlap each other, and wherein the dielectric is interposed between the wiring and the transparent conductive film.
 4. The semiconductor device according to claim 1, further comprising: a third insulating film over the gate electrode layer; and a fourth insulating film over the third insulating film, wherein the second oxide semiconductor layer and each of the third insulating film and the fourth insulating film overlap each other, and wherein the dielectric comprises the third insulating film and the fourth insulating film.
 5. The semiconductor device according to claim 4, wherein the third insulating film has a single-layer structure or a layered structure including an oxide insulating material selected from silicon oxide, silicon oxynitride, aluminum oxide, hafnium oxide, gallium oxide, and a Ga—Zn-based metal oxide.
 6. The semiconductor device according to claim 4, wherein the fourth insulating film has a single-layer structure or a layered structure including a nitride insulating material selected from silicon nitride oxide, silicon nitride, aluminum nitride, and aluminum nitride oxide.
 7. The semiconductor device according to claim 1, further comprising: a third insulating film over the gate electrode layer, the third insulating film being in contact with the second oxide semiconductor layer; and a fourth insulating film over the third insulating film, wherein the third insulating film and the fourth insulating film overlap the second oxide semiconductor layer, and wherein the dielectric includes the third insulating film and the fourth insulating film.
 8. The semiconductor device according to claim 1, further comprising: a third insulating film over the gate electrode layer; and a fourth insulating film over the third insulating film, the fourth insulating film being in contact with the second oxide semiconductor layer, wherein the fourth insulating film overlaps the second oxide semiconductor layer, and wherein the dielectric includes the fourth insulating film.
 9. The semiconductor device according to claim 1, wherein said each material of the first oxide semiconductor layer and the second oxide semiconductor layer further comprises gallium.
 10. The semiconductor device according to claim 1, wherein the material of the second oxide semiconductor layer comprises one or more additive elements selected from hydrogen, boron, nitrogen, fluorine, aluminum, phosphorus, arsenic, indium, tin, antimony, and a rare gas element.
 11. The semiconductor device according to claim 1, wherein each of the first oxide semiconductor layer and the second oxide semiconductor layer has an energy gap of 2.0 eV or more.
 12. The semiconductor device according to claim 1, wherein the transparent conductive film is electrically connected to one of the source electrode layer and the drain electrode layer.
 13. The semiconductor device according to claim 1, wherein the display element is an organic electroluminescent element.
 14. The semiconductor device according to claim 1, wherein the display element is a liquid crystal element.
-