

US Patent & Trademark Office

Patent Public Search | Text View

United States Patent	12402344
Kind Code	B2
Date of Patent	August 26, 2025
Inventor(s)	Lin; Tzu-Ching et al.

FETS and methods of forming FETS

Abstract

An embodiment is a method including forming a raised portion of a substrate, forming fins on the raised portion of the substrate, forming an isolation region surrounding the fins, a first portion of the isolation region being on a top surface of the raised portion of the substrate between adjacent fins, forming a gate structure over the fins, and forming source/drain regions on opposing sides of the gate structure, wherein forming the source/drain regions includes epitaxially growing a first epitaxial layer on the fin adjacent the gate structure, etching back the first epitaxial layer, epitaxially growing a second epitaxial layer on the etched first epitaxial layer, and etching back the second epitaxial layer, the etched second epitaxial layer having a non-faceted top surface, the etched first epitaxial layer and the etched second epitaxial layer forming source/drain regions.

Inventors: Lin; Tzu-Ching (Hsinchu, TW), Chiang; Wei Te (Chiayi, TW), Lu; Wei Hao (Taoyuan, TW), Li; Chii-Horng (Zhubei, TW), Kuo; Chien-I (Chiayi, TW), Su; Li-Li (ChuBei, TW)

Applicant: Taiwan Semiconductor Manufacturing Co., Ltd. (Hsinchu, TW)

Family ID: 1000008779674

Assignee: Taiwan Semiconductor Manufacturing Company, Ltd. (Hsinchu, TW)

Appl. No.: 18/178232

Filed: March 03, 2023

Prior Publication Data

Document Identifier	Publication Date
US 20230215935 A1	Jul. 06, 2023

Related U.S. Application Data

continuation parent-doc US 15640645 20170703 US 10453943 20191022 child-doc US 16659124
division parent-doc US 16659124 20191021 US 11600715 child-doc US 18178232

Publication Classification

Int. Cl.: **H10D84/01** (20250101); **H01L21/461** (20060101); **H10D30/01** (20250101); **H10D30/62** (20250101); **H10D30/69** (20250101); **H10D62/13** (20250101); **H10D62/80** (20250101); **H10D62/832** (20250101); **H10D62/834** (20250101); **H10D84/83** (20250101); H10D62/10 (20250101)

U.S. Cl.:

CPC **H10D30/024** (20250101); **H01L21/461** (20130101); **H10D30/62** (20250101); **H10D30/6212** (20250101); **H10D30/797** (20250101); **H10D62/151** (20250101); **H10D62/80** (20250101); **H10D62/832** (20250101); **H10D62/834** (20250101); **H10D84/834** (20250101); H10D62/116 (20250101)

Field of Classification Search

USPC: None

References Cited

U.S. PATENT DOCUMENTS

Patent No.	Issued Date	Patentee Name	U.S. Cl.	CPC
8043920	12/2010	Chan et al.	N/A	N/A
8362574	12/2012	Kawasaki et al.	N/A	N/A
8377779	12/2012	Wang	N/A	N/A
8440517	12/2012	Lin et al.	N/A	N/A
8659032	12/2013	Chao et al.	N/A	N/A
8836016	12/2013	Wu et al.	N/A	N/A
8841701	12/2013	Lin et al.	N/A	N/A
8847293	12/2013	Lee et al.	N/A	N/A
8853025	12/2013	Zhang et al.	N/A	N/A
8946033	12/2014	Adam et al.	N/A	N/A
8946791	12/2014	Basker et al.	N/A	N/A
8962400	12/2014	Tsai et al.	N/A	N/A
9093514	12/2014	Tsai et al.	N/A	N/A
9171762	12/2014	Huang et al.	N/A	N/A
9236267	12/2015	De et al.	N/A	N/A
9245805	12/2015	Yeh et al.	N/A	N/A
9257538	12/2015	Mieno	N/A	N/A
9293534	12/2015	Tsai et al.	N/A	N/A
9355914	12/2015	Leobandung	N/A	N/A
9368495	12/2015	Kim et al.	N/A	N/A
9391201	12/2015	Huang et al.	N/A	N/A
9412731	12/2015	Kim et al.	N/A	N/A
9437496	12/2015	Chudzik et al.	N/A	N/A
9450047	12/2015	Liao et al.	N/A	N/A
9472669	12/2015	Chiang et al.	N/A	N/A

9515156	12/2015	Besser et al.	N/A	N/A
9520393	12/2015	Loubet et al.	N/A	N/A
9520482	12/2015	Chang et al.	N/A	N/A
9536746	12/2016	Hsu et al.	N/A	N/A
9576814	12/2016	Wu et al.	N/A	N/A
9653574	12/2016	Cheng et al.	N/A	N/A
9698013	12/2016	Mukherjee et al.	N/A	N/A
9748380	12/2016	Lie et al.	N/A	N/A
9780218	12/2016	Liu et al.	N/A	N/A
9805942	12/2016	Kim et al.	N/A	N/A
9831116	12/2016	Lee et al.	N/A	N/A
9859403	12/2017	Breil et al.	N/A	N/A
9882027	12/2017	Liao et al.	N/A	N/A
9882054	12/2017	Liou et al.	N/A	N/A
9899268	12/2017	Wei et al.	N/A	N/A
9941368	12/2017	Lu et al.	N/A	N/A
10014224	12/2017	Jangjian et al.	N/A	N/A
10062772	12/2017	Huang et al.	N/A	N/A
10164098	12/2017	Huang et al.	N/A	N/A
10297601	12/2018	Kim et al.	N/A	N/A
10453943	12/2018	Lin et al.	N/A	N/A
10483377	12/2018	Zang et al.	N/A	N/A
2011/0193141	12/2010	Lin et al.	N/A	N/A
2011/0210404	12/2010	Su et al.	N/A	N/A
2011/0298058	12/2010	Kawasaki et al.	N/A	N/A
2012/0091538	12/2011	Lin et al.	N/A	N/A
2013/0089959	12/2012	Kwok et al.	N/A	N/A
2013/0175584	12/2012	Ho et al.	N/A	N/A
2013/0328126	12/2012	Tsai et al.	N/A	N/A
2014/0065782	12/2013	Lu et al.	N/A	N/A
2014/0134818	12/2013	Cheng et al.	N/A	N/A
2014/0183605	12/2013	Mochizuki et al.	N/A	N/A
2014/0203370	12/2013	Maeda et al.	N/A	N/A
2014/0299934	12/2013	Kim et al.	N/A	N/A
2015/0187914	12/2014	Basket et al.	N/A	N/A
2015/0214369	12/2014	Fronheiser et al.	N/A	N/A
2015/0318399	12/2014	Jeong et al.	N/A	N/A
2015/0340471	12/2014	Lim et al.	N/A	N/A
2016/0005738	12/2015	Liu et al.	N/A	N/A
2016/0013297	12/2015	Lu et al.	N/A	N/A
2016/0064387	12/2015	Jeong et al.	N/A	N/A
2016/0099352	12/2015	Lee et al.	N/A	N/A
2016/0155838	12/2015	Kim et al.	N/A	N/A
2016/0190017	12/2015	Lee et al.	N/A	N/A
2016/0211338	12/2015	Wang et al.	N/A	N/A
2016/0211352	12/2015	Chuang et al.	N/A	N/A
2016/0211372	12/2015	Yu et al.	N/A	N/A
2016/0225904	12/2015	Liao et al.	N/A	N/A
2016/0315081	12/2015	Park et al.	N/A	N/A
2016/0315146	12/2015	Jung et al.	N/A	N/A

2016/0372580	12/2015	Ching et al.	N/A	N/A
2017/0053912	12/2016	Ching et al.	N/A	N/A
2017/0077222	12/2016	Lee et al.	N/A	N/A
2017/0077229	12/2016	Hsu et al.	N/A	N/A
2017/0098692	12/2016	Chiang	N/A	H01L 21/2253
2017/0125410	12/2016	Li et al.	N/A	N/A
2017/0140996	12/2016	Lin et al.	N/A	N/A
2017/0141221	12/2016	Liou	N/A	H01L 21/823481
2017/0148797	12/2016	Kim et al.	N/A	N/A
2017/0221890	12/2016	Wang et al.	N/A	N/A
2018/0047833	12/2017	Lee et al.	N/A	N/A
2018/0082883	12/2017	Lee et al.	N/A	N/A
2018/0097089	12/2017	Zang et al.	N/A	N/A
2018/0145173	12/2017	Chang et al.	N/A	N/A

FOREIGN PATENT DOCUMENTS

Patent No.	Application Date	Country	CPC
102169853	12/2010	CN	N/A
103681347	12/2013	CN	N/A
103811351	12/2013	CN	N/A
105304709	12/2015	CN	N/A
106158969	12/2015	CN	N/A
1020110098594	12/2010	KR	N/A
1020160005550	12/2015	KR	N/A
1020160088220	12/2015	KR	N/A
20180060949	12/2017	KR	N/A
20190099385	12/2018	KR	N/A

Primary Examiner: Gauthier; Steven B

Assistant Examiner: Koo; Lamont B

Attorney, Agent or Firm: Slater Matsil, LLP

Background/Summary

(1) This application is a divisional of U.S. patent application Ser. No. 16/659,124, filed Oct. 21, 2019, entitled “FETS and Methods of Forming FETS,” which is a continuation of U.S. patent application Ser. No. 15/640,645, filed Jul. 3, 2017, entitled “FETS and Methods of Forming FETS,” which claims the benefit of U.S. Provisional Application No. 62/427,599, filed Nov. 29, 2016, entitled “FETS and Methods of Forming FETS,” which patent applications are incorporated herein by reference. (2) This application is related to U.S. patent application Ser. No. 16/206,464, filed Nov. 30, 2018.

BACKGROUND

(1) As the semiconductor industry has progressed into nanometer technology process nodes in pursuit of higher device density, higher performance, and lower costs, challenges from both fabrication and design issues have resulted in the development of three-dimensional designs, such as a fin field effect transistor (FinFET). A typical FinFET is fabricated with a thin vertical “fin” (or fin structure) extending from a substrate formed by, for example, etching away a portion of a

silicon layer of the substrate. The channel of the FinFET is formed in this vertical fin. A gate is provided over (e.g., wrapping) the fin. Having a gate on both sides of the channel allows gate control of the channel from both sides. However, there are challenges to implementation of such features and processes in semiconductor fabrication.

Description

BRIEF DESCRIPTION OF THE DRAWINGS

(1) Aspects of the present disclosure are best understood from the following detailed description when read with the accompanying figures. It is noted that, in accordance with the standard practice in the industry, various features are not drawn to scale. In fact, the dimensions of the various features may be arbitrarily increased or reduced for clarity of discussion.

(2) FIG. 1 is an example of a Fin Field-Effect Transistor (FinFET) in a three-dimensional view.

(3) FIGS. 2 through 6, 7A-7C, 8A-8C, and 9 through 15 are three-dimensional and cross-sectional views of intermediate stages in the manufacturing of FinFETs in accordance with some embodiments.

(4) FIG. 16 is a cross-sectional view of an intermediate stage in the manufacturing of FinFETs in accordance with some embodiments.

DETAILED DESCRIPTION

(5) The following disclosure provides many different embodiments, or examples, for implementing different features of the provided subject matter. Specific examples of components and arrangements are described below to simplify the present disclosure. These are, of course, merely examples and are not intended to be limiting. For example, the formation of a first feature over or on a second feature in the description that follows may include embodiments in which the first and second features are formed in direct contact, and may also include embodiments in which additional features may be formed between the first and second features, such that the first and second features may not be in direct contact. In addition, the present disclosure may repeat reference numerals and/or letters in the various examples. This repetition is for the purpose of simplicity and clarity and does not in itself dictate a relationship between the various embodiments and/or configurations discussed.

(6) Further, spatially relative terms, such as “beneath,” “below,” “lower,” “above,” “upper” and the like, may be used herein for ease of description to describe one element or feature's relationship to another element(s) or feature(s) as illustrated in the figures. Similarly, terms such as “front side” and “back side” may be used herein to more easily identify various components, and may identify that those components are, for example, on opposing sides of another component. The spatially relative terms are intended to encompass different orientations of the device in use or operation in addition to the orientation depicted in the figures. The apparatus may be otherwise oriented (rotated 90 degrees or at other orientations) and the spatially relative descriptors used herein may likewise be interpreted accordingly.

(7) Fin Field-Effect Transistors (FinFETs) and methods of forming the same are provided in accordance with various embodiments. Intermediate stages of forming FinFETs are illustrated. Some embodiments discussed herein are discussed in the context of FinFETs formed using a gate-first process. In other embodiments, a gate-last process (sometimes referred to as replacement gate process) may be used. Some variations of the embodiments are discussed. One of ordinary skill in the art will readily understand other modifications that may be made that are contemplated within the scope of other embodiments. Although method embodiments are discussed in a particular order, various other method embodiments may be performed in any logical order and may include fewer or more steps described herein.

(8) Before addressing the illustrated embodiments specifically, certain advantageous features and

aspects of the present disclosed embodiments will be addressed generally. In general terms, the present disclosure is a semiconductor device and method of forming the same to provide a process flow to achieve a non-faceted top surface for an epitaxial source/drain in a FinFET, for device enhancement. In addition, this non-faceted top surface epitaxial source/drain fills the intra-fin area near the top of the fins with the epitaxial source/drain material which increases the contact landing area and can reduce the contact resistance to the source/drain region.

(9) The process flow includes a first deposition process followed by a first etch back process followed by a second deposition process and a second etch back process. Each of the deposition processes can include silane (SiH_4) and phosphine (PH_3) precursors for growing, for example, silicon phosphorous (SiP) source/drain regions. Each of the etch back processes are performed in high temperature and low pressure environments and may include both SiH_4 and hydrochloric acid (HCl) as a precursor. In some embodiments, the etch back processes do not include SiH_4 as a precursor. The high temperature for the etch back processes may be in a range from about 650°C . to about 800°C . The low pressure for the etch back processes may be in a range from 1 torr to about 50 torr. By having the environment for the etch back processes be high temperature and low pressure, the shape of the source/drain can be controlled to not have a faceted top surface as the SiH_4 will passivate the top surfaces (100 orientation) while the HCl will etch the sides (110 orientation) of the source/drain regions from about 1 to about 20 times, such as about 4 times the rate of the top surfaces of the source/drain regions. A facet is a surface that is not parallel and not perpendicular to a top surface of the substrate. In some embodiments, the disclosed process flow can be used in the formation of static random access memory (SRAM) devices.

(10) FIG. 1 illustrates an example of a FinFET 30 in a three-dimensional view. The FinFET 30 includes a fin 36 on a substrate 32. The substrate 32 includes isolation regions 34, and the fin 36 protrudes above and from between neighboring isolation regions 34. A gate dielectric 38 is along sidewalls and over a top surface of the fin 36, and a gate electrode 40 is over the gate dielectric 38. Source/drain regions 42 and 44 are disposed in opposite sides of the fin 36 with respect to the gate dielectric 38 and gate electrode 40. FIG. 1 further illustrates reference cross-sections that are used in later figures. Cross-section B-B is across a channel, gate dielectric 38, and gate electrode 40 of the FinFET 30. Cross-section C-C is parallel to cross-section B-B and is across a source/drain region 42. Subsequent figures refer to these reference cross-sections for clarity.

(11) FIGS. 2 through 15 are three dimensional and cross-sectional views of intermediate stages in the manufacturing of FinFETs in accordance with some embodiments. FIGS. 2 through 15 illustrate a FinFET similar to FinFET 30 in FIG. 1, except for multiple fins on a crown structure. FIGS. 2 through 6 illustrated cross-section B-B. In FIGS. 7A through 8C, figures ending with an “A” designation are three-dimensional views; figures ending with a “B” designation illustrate cross-section B-B; and figures ending with a “C” designation illustrate cross-section C-C. FIGS. 9 through 15 illustrate cross-section C-C.

(12) FIG. 2 illustrates a substrate 50. Substrate 50 may be a semiconductor substrate, such as a bulk semiconductor, a semiconductor-on-insulator (SOI) substrate, or the like, which may be doped (e.g., with a p-type or an n-type dopant) or undoped. The substrate 50 may be a wafer, such as a silicon wafer. Generally, an SOI substrate includes a layer of a semiconductor material formed on an insulator layer. The insulator layer may be, for example, a buried oxide (BOX) layer, a silicon oxide layer, or the like. The insulator layer is provided on a substrate, typically a silicon or glass substrate. Other substrates, such as a multi-layered or gradient substrate may also be used. In some embodiments, the semiconductor material of the substrate 50 may include silicon; germanium; a compound semiconductor including silicon carbide, gallium arsenic, gallium phosphide, indium phosphide, indium arsenide, and/or indium antimonide; an alloy semiconductor including SiGe, GaAsP, AlInAs, AlGaAs, GaInAs, GaInP, and/or GaInAsP; or combinations thereof.

(13) The substrate 50 may include integrated circuit devices (not shown). As one of ordinary skill in the art will recognize, a wide variety of integrated circuit devices such as transistors, diodes,

capacitors, resistors, the like, or combinations thereof may be formed in and/or on the substrate **50** to generate the structural and functional requirements of the design for the FinFET. The integrated circuit devices may be formed using any suitable methods.

(14) FIG. **2** further illustrates the formation of a mask layer **52** over the substrate and the patterning of the substrate **50** using the mask layer **52** to form a patterned portion **54** of the substrate **50**. In some embodiments, the mask layer **52** is a hard mask and may be referred to as hard mask **52** hereinafter. The hard mask **52** may be formed of silicon nitride, silicon oxynitride, silicon carbide, silicon carbonitride, the like, or a combination thereof.

(15) In some embodiments, the patterned portion **54** of the substrate **50** may be formed by etching the substrate **50** that lies outside of the patterned mask layer **52**. The etching may be any acceptable etch process, such as a reactive ion etch (RIE), neutral beam etch (NBE), the like, or a combination thereof. The etch may be anisotropic.

(16) FIG. **3** illustrate the formation of a crown structure **58** and semiconductor strips **60** over the crown structure **58**. A mask layer **56** may be formed and patterned over the patterned portion **54** of the substrate **50**. In some embodiments, the mask layer **56** is a hard mask and may be referred to as hard mask **56** hereinafter. The hard mask **56** may be formed of silicon nitride, silicon oxynitride, silicon carbide, silicon carbonitride, the like, or a combination thereof.

(17) In some embodiments, the crown structure **58** and the semiconductor strips **60** may be formed by etching trenches in the hard mask **56** and the patterned portion **54** of the substrate **50**. The semiconductor strips **60** may also be referred to as semiconductor fins **60**. The etching may be any acceptable etch process, such as a RIE, NBE, the like, or a combination thereof. The etch may be anisotropic.

(18) FIG. **4** illustrates the formation of an insulation material between neighboring semiconductor strips **60** to form isolation regions **62**. The insulation material may be an oxide, such as silicon oxide, a nitride, the like, or a combination thereof, and may be formed by a high density plasma chemical vapor deposition (HDP-CVD), a flowable CVD (FCVD) (e.g., a CVD-based material deposition in a remote plasma system and post curing to make it convert to another material, such as an oxide), the like, or a combination thereof. Other insulation materials formed by any acceptable process may be used. In the illustrated embodiment, the insulation material is silicon oxide formed by a FCVD process. An anneal process may be performed once the insulation material is formed. Further in FIG. **4**, a planarization process, such as a chemical mechanical polish (CMP), may remove any excess insulation material (and, if present, the hard mask **56**) and form top surfaces of the isolation regions **62** and top surfaces of the semiconductor strips **60** that are coplanar within process variations.

(19) FIG. **5** illustrates the recessing of the isolation regions **62**, such as to form shallow trench isolation (STI) regions. The isolation regions **62** are recessed such that the upper portions of the semiconductor strips **60** protrude from between neighboring isolation regions **62** and form semiconductor fins **64**. As illustrated some portions of the isolation regions **62** remains on top of the crown structure **58** between the adjacent semiconductor fins **64**. Further, the top surfaces of the isolation regions **62** may have a flat surface as illustrated, a convex surface, a concave surface (such as dishing), or a combination thereof. The top surfaces of the isolation regions **62** may be formed flat, convex, and/or concave by an appropriate etch. The isolation regions **62** may be recessed using an acceptable etching process, such as one that is selective to the material of the isolation regions **62**. For example, a chemical oxide removal using a CERTAS® etch or an Applied Materials SICONI tool or dilute hydrofluoric (dHF) acid may be used.

(20) The fins may be patterned by any suitable method. For example, the fins may be patterned using one or more photolithography processes, including double-patterning or multi-patterning processes. Generally, double-patterning or multi-patterning processes combine photolithography and self-aligned processes, allowing patterns to be created that have, for example, pitches smaller than what is otherwise obtainable using a single, direct photolithography process. For example, in

one embodiment, a sacrificial layer is formed over a substrate and patterned using a photolithography process. Spacers are formed alongside the patterned sacrificial layer using a self-aligned process. The sacrificial layer is then removed, and the remaining spacers may then be used to pattern the fins.

(21) FIG. 6 illustrates the formation of a gate structure over the semiconductor fins **64**. A dielectric layer (not shown) is formed on the semiconductor fins **64** and the isolation regions **62**. The dielectric layer may be, for example, silicon oxide, silicon nitride, multilayers thereof, or the like, and may be deposited or thermally grown according to acceptable techniques. In some embodiments, the dielectric layer may be a high-k dielectric material, and in these embodiments, dielectric layer may have a k value greater than about 7.0, and may include a metal oxide or a silicate of Hf, Al, Zr, La, Mg, Ba, Ti, Pb, multilayers thereof, and combinations thereof. The formation methods of dielectric layer may include molecular-beam deposition (MBD), atomic layer deposition (ALD), plasma-enhanced CVD (PECVD), and the like.

(22) A gate layer (not shown) is formed over the dielectric layer, and a mask layer (not shown) is formed over the gate layer. The gate layer may be deposited over the dielectric layer and then planarized, such as by a CMP. The mask layer may be deposited over the gate layer. The gate layer may be formed of, for example, polysilicon, although other materials may also be used. In some embodiments, the gate layer may include a metal-containing material such as TiN, TaN, TaC, Co, Ru, Al, combinations thereof, or multi-layers thereof. The mask layer may be formed of, for example, silicon nitride or the like.

(23) After the layers are formed, the mask layer may be patterned using acceptable photolithography and etching techniques to form mask **70**. The pattern of the mask **70** then may be transferred to the gate layer and dielectric layer by an acceptable etching technique to form gate electrode **68** and gate dielectric **66**. The gate electrode **68** and gate dielectric **66** cover respective channel regions of the semiconductor fins **64**. The gate **68** may also have a lengthwise direction perpendicular, within process variation and alignment, to the lengthwise direction of respective semiconductor fins **64**.

(24) FIGS. 7A, 7B, and 7C illustrate the formation of gate seal spacers **72** on exposed surfaces of isolation regions **62**, semiconductor fins **64**, gate electrode **68**, and mask **70**. A thermal oxidation or a deposition process may form the gate seal spacers **72**. In some embodiments, the gate seal spacers **72** may be formed of a nitride, such as silicon nitride, silicon oxynitride, silicon carbide, silicon carbonitride, the like, or a combination thereof. The formation of the gate seal spacers **72** may be followed by an anisotropic etch process, such as a dry etch process, to remove portions of the gate seal spacers **72** outside of the sidewalls of the gate structures. In some embodiments, after the etch process, some portions of the gate seal spacers **72** remains on the isolation regions **62** between the adjacent semiconductor fins **64**.

(25) FIGS. 8A, 8B, and 8C illustrate the removal the semiconductor fins **64** outside of the gate structure. The gate structure may be used as a mask during the removal of the semiconductor fins **64** and such that recesses **76** are formed in the semiconductor fins **64** and/or isolation regions **62**. As illustrated, after the removal of the semiconductor fins **64**, at least a portion of the isolation regions **62** remains on the top surface of the crown structure **58** between the adjacent semiconductor fins **64**.

(26) The recesses **76** may be formed by etching using any acceptable etch process, such as a RIE, NBE, tetramethylammonium hydroxide (TMAH), ammonium hydroxide (NH₄OH), a wet etchant capable of etching silicon with good etch selectivity between silicon and a material of the isolation regions **62** and/or the gate seal spacers **72**, the like, or a combination thereof. The etch may be anisotropic. In some embodiments, the top surface of the crown structure **58** is exposed as at least portions of the bottom surfaces of the recesses **76**. In some embodiments, a portion of the gate seal spacer material **72** remains on the isolation regions **62** between the adjacent semiconductor fins **64** (not shown in Figures).

(27) FIGS. 9 through 13 illustrate the formation of the source/drain regions. In some embodiments, the source/drain regions comprise multiple, distinct deposition and etch back processes. As illustrated in FIG. 9, a first deposition process is performed to form epitaxial layer 80 in the recesses 76 by epitaxially growing a material in the recesses 76, such as by metal-organic CVD (MOCVD), molecular beam epitaxy (MBE), liquid phase epitaxy (LPE), vapor phase epitaxy (VPE), selective epitaxial growth (SEG), the like, or a combination thereof. As illustrated in FIG. 9, due to the blocking of the isolation regions 62 between the adjacent semiconductor fins 64, the epitaxial layer 80 first grows vertically in recesses 76, during which time the epitaxial layer does not grow horizontally. After recesses 76 are fully filled, the epitaxial layer 80 grows both vertically and horizontally to form facets. The location of the fins 64 in the channel region under the gate (e.g. not recessed by prior etching step to form the recesses 76) are shown for reference.

(28) In some exemplary embodiments in which the resulting FinFET is an n-type FinFET, the first epitaxial layer 80 comprises silicon carbide (SiC), silicon phosphorous (SiP), phosphorous-doped silicon carbon (SiCP), or the like. In alternative exemplary embodiments in which the resulting FinFET is a p-type FinFET, the first epitaxial layer 80 comprises SiGe, and a p-type impurity such as boron or indium.

(29) The first epitaxial layer 80 may be implanted with dopants followed by an anneal. The implanting process may include forming and patterning masks such as a photoresist to cover the regions of the FinFET that are to be protected from the implanting process. The first epitaxial layer 80 may have an impurity concentration in a range from about $3 \times 10^{21} \text{ cm}^{-3}$ to about $4.2 \times 10^{21} \text{ cm}^{-3}$. In some embodiments, the first epitaxial layer 80 may be in situ doped during growth.

(30) As illustrated in FIG. 9, the first epitaxial layer 80 of the adjacent semiconductor fins merge to form a continuous epitaxial layer 80. Due to the blocking of the isolation regions 62 on the crown structure 58, air gaps 82 are formed between the lower portions of the first epitaxial layer 80 and the top surface of the isolation regions 62 on the crown structure 58. After the first deposition process, the first epitaxial layer 80 has surfaces with various crystalline orientations. For example, first portions 80A of the top surface of the first epitaxial layer 80 has (100) crystalline orientations. These first portions 80A are between second portions 80B of the top surface, which are facets that have (111) crystalline orientations. The faceted second portions 80B of the top surface of source/drain regions 80 form between adjacent fins 64 (intra-fin area) such that the top surface of the source/drain regions 80 in the intra-fin area is below a top surface of the fins 64. The first epitaxial layer 80 also has third portions 80C, which are on the sides of the first epitaxial layer 80 and have (110) crystalline orientations.

(31) In FIG. 10, a first etch back process 84 is performed on the first epitaxial layer 80. The first etch back process 84 may include multiple gases/precursors. In some embodiments, the first etch back process 84 includes two precursors, SiH_4 and HCl. In an embodiment, the amount of the SiH_4 precursor as a percentage of both of the precursors is in a range from about 5% to about 20%. In an embodiment, the amount of the HCl precursor as a percentage of both of the precursors is in a range from about 10% to about 45%. In these embodiments, the SiH_4 (illustrated as the 1st precursor in FIG. 10) covers and passivates the first portions 80A of the top surface of the first epitaxial layer 80, which is a (100) crystalline orientation. Also, in these embodiments, the HCl (illustrated as the 2nd precursor in FIG. 10) attacks and etches the second and third portions 80B and 80C.

(32) The first etch back process 84 is performed in a high temperature and low pressure environment. The high temperature for the first etch back process 84 may be in a range from about 650° C. to about 800° C. The low pressure for the first etch back process 84 may be in a range from 1 torr to about 50 torr. In some embodiments, the first etch back process may include H_2 as a carrier gas and may have an etching time in a range from about 50 seconds to about 700 seconds. By having the environment for the etch back processes be high temperature and low pressure, the

shape of the first epitaxial layer **80** can be controlled to have non-faceted tops as the SiH.sub.4 will passivate and protect the top surfaces (100 orientation) while the HCl precursor will attack and etch the sides (**80C**) (110 orientation) and faceted top surface (**80B**) (111 orientation) faster than the top surface (**80A**) (100 orientation) of the first epitaxial layer **80**. For example, the HCl will etch the sides (110 orientation) of the first epitaxial layer **80** from about 1 to about 20 times, such as about 4 times the rate of the top surface of the first epitaxial layer **80**. Although HCl is used as the etchant above, other etchants, such as GeH.sub.4 and/or Cl.sub.2 may also be used for the controlled etch process to achieve the non-faceted top surfaces of the first epitaxial layer. In some embodiments, the non-faceted top surface is substantially level.

(33) FIG. **11** illustrates the first epitaxial layer **80'** after the first etch back process **84** is performed. The etched back top surface **80A'** of the first epitaxial layer **80'** is a (100) crystalline orientation. In some embodiments, the intra-fin thickness of the etched back first epitaxial layer **80'** may have a thickness **T1** of about 10 nm. In some embodiments, the first etch back process **84** removes the faceted portions **80B** of the top surface to leave a top surface **80A'** that is lower than the top surface of the fins **64** in both the fin and intra-fin areas.

(34) FIG. **12** illustrates the second deposition process to form a second epitaxial layer **86** on the etched back first epitaxial layer **80'**. The second deposition process is performed to form epitaxial layer **86** with top surface **86A** and sides **86C** on the etched back first epitaxial layer **80'** by epitaxially growing a material, such as MOCVD, MBE, LPE, VPE, SEG, the like, or a combination thereof. As illustrated in FIG. **12**, the second epitaxial layer **86** grows both vertically and horizontally to form facets on the sides **86C** with the top surface **86A** of the source/drain regions across the entire intra-fin area higher than the fins **64** such that the second epitaxial layer **86** fills the intra-fin area between adjacent fins. The sides **86C** include facets **86C1** and **86C2** that are on different planes. The facet **86C1** extends down from the top surface **86A** and meets the facet **86C2** with both facets being non-parallel and non-perpendicular to a major surface of the substrate **50**.

(35) In some exemplary embodiments in which the resulting FinFET is an n-type FinFET, the second epitaxial layer **86** comprises SiC, SiP, SiCP, or the like. In alternative exemplary embodiments in which the resulting FinFET is a p-type FinFET, the second epitaxial layer **86** comprises SiGe, and a p-type impurity such as boron or indium.

(36) The second epitaxial layer **86** may be implanted with dopants followed by an anneal. The implanting process may include forming and patterning masks such as a photoresist to cover the regions of the FinFET that are to be protected from the implanting process. The second epitaxial layer **86** may have an impurity concentration in a range from about $3e.sup.21$ cm.sup.-3 to about $4.2e.sup.21$ cm.sup.-3. In some embodiments, the second epitaxial layer **86** may be in situ doped during growth.

(37) FIG. **13** illustrates the second epitaxial layer **86'** after a second etch back process with the etched back epitaxial layers **86'** and **80'** forming source/drain regions **86'/80'**. The second etch back process is similar to the first etch back process described above and enables the second epitaxial layer **86'** to have a top surface **86A'** higher than the fins **64** in both the fin and intra-fin areas such that the second epitaxial layer **86** fills the intra-fin area between adjacent fins **64**. In particular, the top surface **86A'** of the etched back second epitaxial layer **86'** can be higher than the fins **64** across the entire intra-fin area. The second etch back process may include multiple gases/precursors. In some embodiments, the second etch back process includes two precursors, SiH.sub.4 and HCl. Further, after the second etch back process, the etched back second epitaxial layer **86'** can have side facets **86C3'** on the sides due to the faster etch rate for the (110 orientation) surface of the sides as compared to the etch rate of the top surface **86A'** (100 orientation) of the second epitaxial layer **86**. The facets **86C3'** are between the facets **86C1'** and **86C2'**. In some embodiments, the facets **86C3'** are substantially perpendicular to a major surface of the substrate. As discussed above for the first etch back process, the SiH.sub.4 precursor will passivate and protect the top surfaces **86A** (100 orientation) while the HCl precursor will attack and etch the sides (**86C**) (110 orientation). In some

embodiments, the intra-fin thickness of the combined etched back first and second epitaxial layer **80'/86'** may have a thickness **T2** of greater than about 10 nm. In some embodiments, the thickness **T2** may be twice as thick as thickness **T1**, such as greater than about 20 nm.

(38) The second etch back process is performed in a high temperature and low pressure environment. The high temperature for the second etch back process may be in a range from about 650° C. to about 800° C. The low pressure for the second etch back process may be in a range from 1 torr to about 50 torr. In some embodiments, the second etch back process may include H.sub.2 as a carrier gas and may have an etching time in a range from about 50 seconds to about 700 seconds. By having the environment for the etch back processes be high temperature and low pressure, the shape of the source/drain regions **86'/80'** can be controlled to have non-faceted tops **86A'** such that the epitaxial source/drain material fills the intra-fin area. While the top surface of the source/drain regions **86'/80'** are not faceted, the lower surfaces (e.g. surfaces exposed to the air gaps **82**) are faceted surfaces.

(39) After the formation of the source/drain regions **86'/80'**, a capping layer (not shown) may be formed on the source/drain regions **86'/80'**. The capping layer may be considered part of the source/drain regions **86'/80'**. In some embodiments, the capping layer is epitaxially grown on the source/drain regions **86'/80'**. The capping layer helps to protect the source/drain regions **86'/80'** from dopant loss during the subsequent processing (e.g. etching processes, temperature processing, etc.).

(40) The epitaxial source/drain regions **86'/80'** can extend into the crown structure **58**. This portion of the source/drain regions **86'/80'** that extends into the crown structure **58** may be referred to as a buffer layer (not shown) as it buffers the strain differences between the higher dopant concentration source/drain regions **86'/80'** above it and the crown structure **58** below it. The buffer layer may be considered part of the source/drain regions **86'/80'**. The dopant concentration of the buffer layer and the rest (i.e. portion of source/drain regions **86'/80'** not considered part of the buffer layer, e.g., portion of the source/drain regions **86'/80'** above the top surface of the crown structure **58**) of the source/drain regions **86'/80'** can be different. For example, the buffer layer can have a lower concentration of phosphorous than the rest of the source/drain regions **86'/80'**. The higher concentration of the rest of the source/drain regions **86'/80'** allows for the source/drain regions **86'/80'** to apply greater stress to the channel region of the FinFET. This high dopant concentration portion of the source/drain regions **86'/80'** may be referred to as a stressor layer **86'/80'**. In addition, the dopant concentration of the capping layer and the stressor layer **86'/80'** can be different.

(41) In some embodiments, the buffer layer and the first epitaxial layer **80** can be formed in a single, continuous epitaxial process. In other embodiments, these structures may be formed in separate processes. In the embodiment with the single, continuous process, the processing parameters of the epitaxial process (e.g. process gas flow, temperature, pressure, etc.) can be varied to form these structures with the varying material compositions. For example, during the epitaxy, the flow rate of the precursors may be at a first level during the formation of the buffer layer and may be increased to a second level when transitioning to the formation of the first epitaxial layer **80**.

(42) Subsequent processing of the FinFET device may be performed, such as the formation of one or more interlayer dielectrics and formation of contacts. These processes will be discussed below in reference to FIGS. **14** and **15**.

(43) In FIG. **14**, an interlayer dielectric (ILD) **90** is deposited over the structure illustrated in FIG. **13**. The ILD **90** is formed of a dielectric material such as phosphosilicate glass (PSG), borosilicate glass (BSG), boron-doped phosphosilicate Glass (BPSG), undoped silicate glass (USG), or the like, and may be deposited by any suitable method, such as CVD, PECVD, or FCVD.

(44) In FIG. **15**, a contact **92** is formed through ILD **90**. The opening for contact **92** is formed through the ILD **90** to expose a portion of the source/drain structure. The opening may be formed using acceptable photolithography and etching techniques. In some embodiments, at least a portion

of the capping layer, if present, and/or the etched back second epitaxial layer **86'** is removed during the formation of the opening. In some embodiments, the etching process for contact opening may recess the exposed portion source/drain structure (including the capping layer if present) about 2 nm. A liner, such as a diffusion barrier layer, an adhesion layer, or the like, and a conductive material are formed in the openings. The liner may include titanium, titanium nitride, tantalum, tantalum nitride, or the like. The conductive material may be copper, a copper alloy, silver, gold, tungsten, aluminum, nickel, or the like. A planarization process, such as a CMP, may be performed to remove excess material from a surface of the ILD **90**. The remaining liner and conductive material form contacts **92** in the openings. An anneal process may be performed to form a silicide at the interface between the source/drain regions **86'/80'** (if present, capping layer) and the contact **92**. In some embodiments, the silicide is formed in the recessed portion of the exposed source/drain structure discussed above. The contact **92** is physically and electrically coupled to the source/drain regions **86'/80'** (if present, capping layer).

(45) Although not explicitly shown, a person having ordinary skill in the art will readily understand that further processing steps may be performed on the structure in FIG. **15**. For example, various inter-metal dielectrics (IMD) and their corresponding metallizations may be formed over ILD **90**. Further, contacts to the gate electrode **68** may be formed through overlying dielectric layers.

(46) Further, in some embodiments, a gate-last process (sometimes referred to as replacement gate process) may be used. In those embodiments, the gate electrode **68** and the gate dielectric **66** may be considered dummy structures and will be removed and replaced with an active gate and active gate dielectric during subsequent processing.

(47) Although the embodiments in FIGS. **2** through **15** illustrate three fins for each FinFET, other embodiments contemplate more or less fins for each FinFET. Further, although the embodiments in FIGS. **2** through **15** illustrate a crown structure, other structures, such as FinFETs without crown structures, may also utilize the features of the current disclosure.

(48) FIG. **16** is a cross-sectional view of an intermediate stage in the manufacturing of FinFETs in accordance with an exemplary embodiment. FIG. **16** illustrates cross-section C-C of FIG. **1**. This embodiment is similar to the embodiments described above in FIGS. **2** through **15** except that this embodiment includes two fins on the crown structure **58**. Details regarding this embodiment that are similar to those for the previously described embodiment will not be repeated herein.

(49) In some embodiments, the structure in FIG. **16** may be used for an n-type metal-oxide-semiconductor (NMOS) transistor in an SRAM device. For example, the device in FIG. **16** may be used as a pull-down transistor in the SRAM device. In this embodiment, the source/drain regions **80** may comprise SiC, SiP, SiCP, or the like. Similar to the previous embodiments, some portion of the isolation regions **62** remains near the opening of the recess that is formed when the semiconductor fin **64** is etched back. This remaining isolation region **62** helps to form the air gaps **82** between adjacent semiconductor fins **64**. Also similar to the previous embodiments, by having the environment for the etch back processes be high temperature and low pressure, the shape of the source/drain regions **86'/80'** can be controlled to have non-faceted tops **86A'** such that the epitaxial source/drain material fills the intra-fin area.

(50) Although not shown, this embodiment can also include the remaining portion of the gate seal spacer **72** on the remaining portion of the isolation region **62** between the adjacent fins.

(51) Embodiments may achieve advantages. For example, the present disclosure is a semiconductor device and method of forming the same to provide a process flow to achieve a non-faceted epitaxial source/drain in a FinFET for device enhancement. In addition, this non-faceted epitaxial source/drain increases the contact landing area which can reduce the contact resistance to the source/drain region.

(52) The process flow includes a first deposition process followed by a first etch back process followed by a second deposition process and a second etch back process. Each of the deposition processes includes silane (SiH₄) as a precursor for growing, for example, silicon phosphorous (SiP)

source/drain regions. Each of the etch back processes are performed in high temperature and low pressure environments and may include SiH_4 as a precursor and hydrochloric acid (HCl) as a precursor. In some embodiments, the etch back processes do not include SiH_4 as a precursor. The high temperature for the etch back processes may be in a range from about 650°C . to about 800°C . The low pressure for the etch back processes may be in a range from 1 torr to about 50 torr. By having the environment for the etch back processes be high temperature and low pressure, the shape of the source/drain can be controlled to have non-faceted tops as the SiH_4 will passivate the top surfaces (100 orientation) while the HCl will etch the sides (110 orientation) of the source/drain regions from about 1 to about 20 times, such as about 4 times the rate of the top surfaces of the source/drain regions. In some embodiments, the disclosed process flow can be used in the formation of static random access memory (SRAM) devices.

(53) An embodiment is a method including: forming a raised portion of a substrate; forming fins on the raised portion of the substrate; forming an isolation region surrounding the fins, a first portion of the isolation region being on a top surface of the raised portion of the substrate between adjacent fins; forming a gate structure over the fins; and forming source/drain regions on opposing sides of the gate structure, wherein forming the source/drain regions includes: epitaxially growing a first epitaxial layer on the fin adjacent the gate structure; etching back the first epitaxial layer; epitaxially growing a second epitaxial layer on the etched first epitaxial layer; and etching back the second epitaxial layer, the etched second epitaxial layer having a non-faceted top surface, the etched first epitaxial layer and the etched second epitaxial layer forming source/drain regions. In an embodiment, the method further includes an air gap separating at least one source/drain region from the first portion of the isolation region. In an embodiment, the method further includes forming a gate seal spacer on sidewalls of the gate structure, a first portion of the gate seal spacer being between the first portion of the isolation region and the air gap. In an embodiment, the forming the source/drain regions further includes: recessing the fins outside of the gate structure to have top surfaces below a top surface of the isolation region; and epitaxially growing the first epitaxial layer from the recessed fins on opposing sides of the gate structures. In an embodiment, the first epitaxial layer and the second epitaxial layer include silicon phosphorous (SiP). In an embodiment, the etching back the first epitaxial layer and etching back the second epitaxial layer are performed in an environment having a first temperature and at a first pressure, the first temperature being in a range from 650°C . to 800°C . and the first pressure being in a range from 1 torr to 50 torr. In an embodiment, the etching back the first epitaxial layer and etching back the second epitaxial layer includes etching the first epitaxial layer and the second epitaxial layer with hydrochloric acid. In an embodiment, after epitaxially growing the first epitaxial layer on the fin adjacent the gate structure and before etching back the first epitaxial layer, a top surface of the first epitaxial layer has first facets, wherein the etching back the first epitaxial layer removes the first facets. In an embodiment, the first facets have (111) crystalline orientations. In an embodiment, after etching back the first epitaxial layer, a top surface of the etched first epitaxial layer is lower than the top surface of the fins in a fin area and in an area between adjacent fins. In an embodiment, after etching back the second epitaxial layer, the non-faceted top surface of the etched second epitaxial layer is higher than the top surface of the fins in the fin area and in the area between adjacent fins.

(54) Another embodiment is a method including: forming a first fin over a substrate; forming an isolation region surrounding the first fin; forming a first gate structure over the first fin; recessing the first fin outside of the first gate structure to have a top surface below a top surface of the isolation region; and forming a first source/drain region from the recessed first fin outside of the first gate structure, wherein forming the first source/drain region includes: epitaxially growing a first epitaxial layer from the recessed first fin adjacent the first gate structure; etching back the first epitaxial layer with a first etch back process, the first etch back process including SiH_4 and HCl; epitaxially growing a second epitaxial layer on the etched first epitaxial layer; and etching back the

second epitaxial layer with a second etch back process, the second etch back process including SiH₄ and HCl, the etched first epitaxial layer and the etched second epitaxial layer forming the first source/drain region. In an embodiment, the method further includes forming a gate seal spacer on sidewalls of the first gate structure, a first portion of the gate seal spacer being on the isolation region, the first portion of the gate seal spacer having a top surface above a top surface of the recessed first fin. In an embodiment, the method further includes forming a second fin over the substrate, the second fin being adjacent the first fin, the isolation region surrounding the second fin, the first gate structure being over the second fin; recessing the second fin outside of the first gate structure to have a top surface below a top surface of the isolation region; and epitaxially growing a second source/drain region from the recessed second fin outside of the first gate structure, the first source/drain region and the second source/drain region merge together to form a continuous source/drain region, the isolation region forming an air gap between a top surface of the isolation region and the continuous source/drain region. In an embodiment, the method further includes forming a gate seal spacer on sidewalls of the first gate structure, a first portion of the gate seal spacer being on the isolation region, the first portion of the gate seal spacer being between the air gap and the isolation region. In an embodiment, the first epitaxial layer and the second epitaxial layer include silicon phosphorous (SiP).

(55) A further embodiment is a structure including: a raised portion of a substrate; a first fin over the raised portion of the substrate; a second fin over the substrate, the second fin being adjacent the first fin; an isolation region surrounding the first fin and the second fin; a gate structure along sidewalls and over upper surfaces of the first fin and the second fin; a source/drain region on the first fin and the second fin adjacent the gate structure, the source/drain region having a non-faceted top surface; and an air gap separating the source/drain region from a top surface of the raised portion of the substrate. In an embodiment, the non-faceted top surface of the source/drain region is higher than top surfaces of the first fin and the second fin in an area between the first fin and the second fin. In an embodiment, the source/drain region includes silicon phosphorous (SiP). In an embodiment, the structure further includes a first portion of the isolation region is between the air gap and the top surface of the raised portion of the substrate.

(56) The foregoing outlines features of several embodiments so that those skilled in the art may better understand the aspects of the present disclosure. Those skilled in the art should appreciate that they may readily use the present disclosure as a basis for designing or modifying other processes and structures for carrying out the same purposes and/or achieving the same advantages of the embodiments introduced herein. Those skilled in the art should also realize that such equivalent constructions do not depart from the spirit and scope of the present disclosure, and that they may make various changes, substitutions, and alterations herein without departing from the spirit and scope of the present disclosure.

Claims

1. A structure comprising: a raised portion of a substrate; fins on the raised portion of the substrate; an isolation region surrounding the fins, a first portion of the isolation region being on a top surface of the raised portion of the substrate between adjacent fins; a gate structure over the fins; and source/drain regions on opposing sides of the gate structure, wherein the source/drain regions comprises a non-faceted top surface and faceted side surfaces, each of the faceted side surfaces having a first facet, a second facet, and a third facet, the first facet and the third facet being non-parallel and non-perpendicular to a major surface of the substrate, the second facet being between the first facet and the third facet, the second facet being perpendicular to the major surface of the substrate, the non-faceted top surface extending from over a first fin of the fins to over a second fin of the fins.

2. The structure of claim 1, wherein the non-faceted top surface of the source/drain regions is

higher than top surfaces of the fins in an area between adjacent fins.

3. The structure of claim 1, wherein a first portion of the source/drain regions extends below the top surface of the raised portion of the substrate.

4. The structure of claim 3, wherein the first portion of the source/drain region has a lower doping concentration than a second portion of the source/drain regions that is above the top surface of the raised portion of the substrate.

5. The structure of claim 1 further comprising: a gate seal spacer on sidewalls of the gate structure, a first portion of the gate seal spacer being on the isolation region.

6. The structure of claim 1, wherein the first and third facets have a 111 orientation, and wherein the second facets have a 110 orientation.

7. The structure of claim 6, wherein the non-faceted top surfaces have a 100 orientation.

8. The structure of claim 1, wherein the first and third facets have a 111 orientation.

9. A semiconductor device comprising: a crown structure of a substrate; a plurality of fins extending from the crown structure; an isolation region surrounding the plurality of fins; a gate structure over the plurality of fins, the gate structure extending across the plurality of fins; and an epitaxial source/drain region adjacent the gate structure, the epitaxial source/drain region extending across the plurality of fins, the epitaxial source/drain region comprising a first surface that faces away from the substrate and a second surface that faces toward the substrate, wherein the first surface is a non-faceted surface and the second surface is a faceted surface, the second surface comprising facets with a 111 orientation.

10. The semiconductor device of claim 9, further comprising: an air gap between two adjacent fins of the plurality of fins, wherein the air gap extends between the second surface of the epitaxial source/drain region and a top surface of the isolation region.

11. The semiconductor device of claim 10, wherein a first portion of the isolation region is between the air gap and the top surface of the crown structure of the substrate.

12. The semiconductor device of claim 9, further comprising: a gate spacer on a sidewall of the gate structure, wherein a portion of the gate spacer extends over the isolation region.

13. The semiconductor device of claim 9, wherein the epitaxial source/drain region comprises silicon phosphide (SiP).

14. The semiconductor device of claim 9, wherein a portion of the second surface is non-parallel and non-perpendicular to a major surface of the substrate.

15. A structure comprising: a first fin over a substrate; a second fin over the substrate, the second fin being adjacent the first fin; an isolation region surrounding the first fin and the second fin; a gate structure along sidewalls and over upper surfaces of the first fin and the second fin, the gate structure defining channel regions in the first fin and the second fin; and a source/drain region on the first fin and the second fin adjacent the gate structure, the source/drain region comprising a non-faceted top surface and a faceted sidewall surface, the faceted sidewall surface being perpendicular to a major surface of the substrate, the faceted sidewall surface being higher than a top surface of the first fin and a top surface of the isolation region.

16. The structure of claim 15, wherein a first portion of the isolation region is between the first fin and the second fin.

17. The structure of claim 15, wherein the non-faceted top surface of the source/drain region is flat.

18. The structure of claim 15 further comprising: an air gap between the source/drain region and the substrate.

19. The structure of claim 15, wherein a first portion of the source/drain region extends below a top surface of the substrate.

20. The structure of claim 15, wherein the faceted sidewall surface has a first facet, a second facet, and a third facet, the first facet and the third facet being non-parallel and non-perpendicular to the major surface of the substrate, the second facet being between the first facet and the third facet, the second facet being perpendicular to the major surface of the substrate.

