

US Patent & Trademark Office

Patent Public Search | Text View

United States Patent	12417805
Kind Code	B2
Date of Patent	September 16, 2025
Inventor(s)	Chen; Chung-Hao

Memory control circuit capable of generating an updated reference current

Abstract

A memory control circuit includes a leakage current providing circuit, a current mirror circuit, an operational circuit and a reference current adjustment circuit. The leakage current providing circuit is used to receive a control signal and provide a leakage current when the control signal has a first enable signal level. The current mirror circuit is used to generate a control current according to the leakage current. The operational circuit is used to generate an enable signal. When the control current is larger than a predetermined value, the enable signal has a second enable signal level. The reference current adjustment circuit is coupled to the operational circuit. When the enable signal has the second enable signal level, the reference current adjustment circuit generates an updated reference current according to a reference current and an adjustment current. The updated reference current is used to determine a resistance of a memory.

Inventors:	Chen; Chung-Hao (Taoyuan, TW)
Applicant:	UNITED MICROELECTRONICS CORP. (Hsin-Chu, TW)
Family ID:	1000008820907
Assignee:	UNITED MICROELECTRONICS CORP. (Hsin-Chu, TW)
Appl. No.:	18/370866
Filed:	September 20, 2023

Prior Publication Data

Document Identifier	Publication Date
US 20250061944 A1	Feb. 20, 2025

Foreign Application Priority Data

TW	112130409	Aug. 14, 2023
----	-----------	---------------

Publication Classification

Int. Cl.: G11C11/00 (20060101); G11C13/00 (20060101)

U.S. Cl.:

CPC G11C13/004 (20130101); G11C13/0038 (20130101); G11C2213/79 (20130101)

Field of Classification Search

CPC: G11C (13/004); G11C (13/0038); G11C (2213/79); G11C (2013/0078); G11C (13/0069)

USPC: 365/148

References Cited

U.S. PATENT DOCUMENTS

Patent No.	Issued Date	Patentee Name	U.S. Cl.	CPC
6967884	12/2004	Hsu	N/A	N/A
7479807	12/2008	Cheng	326/98	H03K 19/00384
9000837	12/2014	Fifield	327/306	G11C 29/028
9418761	12/2015	Arslan	N/A	G11C 13/004
9520189	12/2015	Papandreou	N/A	N/A
9747980	12/2016	Lee	N/A	N/A
2023/0298663	12/2022	Chun	365/189.15	G06N 3/065

OTHER PUBLICATIONS

Chang, "A High-Speed 7.2-ns Read-Write Random Access 4-Mb Embedded Resistive RAM (ReRAM) Macro Using Process-Variation-Tolerant Current-Mode Read Schemes", IEEE Journal of Solid-State Circuits, vol. 48, No. 3, Mar. 2013. cited by applicant

Chou, "A 22nm 96KX144 RRAM macro with a self-tracking reference and a low ripple charge pump to achieve a configurable read window and a wide operating voltage range", TSMC, HsinChu, Taiwan, email: yctsoua@tsmc.com, 2020. cited by applicant

Yang, "A 14nm-FinFET 1Mb Embedded 1T1R RRAM with a 0.022 μ m² Cell Size Using Self-Adaptive Delayed Termination and Multi-Cell Reference", 2021 IEEE International Solid-State Circuits Conference (ISSCC 2021 / Session 24 / Advanced Embedded Memories / 24.2), 2021. cited by applicant

Primary Examiner: Bui; Tha-O H

Background/Summary

BACKGROUND OF THE INVENTION

1. Field of the Invention

(1) The disclosure is related to a memory control circuit, and more particularly, a memory control circuit capable of generating an updated reference current where a resistance of a memory is determined according to the updated reference current for improving the accuracy of reading the

memory.

2. Description of the Prior Art

(2) With the advancement of memory technology, the requirements of memories are getting higher. In the field, faster memory reading and writing, lower power consumption, simpler memory structure, longer data storage time, higher reliability of repeated accesses, and lower cost are pursued. Currently, resistive random access memory (RRAM) can support non-volatile data access.

(3) However, it has been observed in practice that current memory designs have some shortcomings. When the temperature increases, the accuracy of reading a memory often decreases because the current value corresponding to the resistance of the memory changes. An effective solution is still in need to improve reading accuracy at higher temperatures.

SUMMARY OF THE INVENTION

(4) An embodiment provides a memory control circuit including a leakage current providing circuit, a current mirror circuit, an operation circuit and a reference current adjustment circuit. The leakage current providing circuit can be used to generate a leakage current, and include a first terminal configured to receive a control signal, and a second terminal configured to provide the leakage current when the control signal has a first enable signal level. The current mirror circuit can be used to generate a control current according to the leakage current. The current mirror circuit can include a first terminal coupled to the second terminal of the leakage current providing circuit, and a second terminal configured to output the control current. The operation circuit can be used to generate an enable signal. The operation circuit can include a first terminal coupled to the second terminal of the current mirror circuit, and a second terminal configured to output the enable signal. The enable signal has a second enable signal level when the control current is larger than a predetermined value. The reference current adjustment circuit can be coupled to the second terminal of the operation circuit and be used to generate an updated reference current according to a reference current and an adjustment current when the enable signal has the second enable signal level. A resistance of a memory is determined according to the updated reference current.

(5) These and other objectives of the present invention will no doubt become obvious to those of ordinary skill in the art after reading the following detailed description of the preferred embodiment that is illustrated in the various figures and drawings.

Description

BRIEF DESCRIPTION OF THE DRAWINGS

(1) FIG. 1 illustrates a memory control circuit coupled to a control circuit for controlling a memory according to an embodiment.

(2) FIG. 2 illustrates that a resistance of a memory can be determined according to an updated reference current according to an embodiment.

(3) FIG. 3 illustrates the leakage current providing circuit in FIG. 1.

(4) FIG. 4 illustrates the current mirror circuit in FIG. 1.

(5) FIG. 5 illustrates the current mirror circuit according to another embodiment.

(6) FIG. 6 illustrates the operation circuit in FIG. 1.

(7) FIG. 7 illustrates the reference current adjustment circuit in FIG. 1.

DETAILED DESCRIPTION

(8) In the drawings, a drain terminal, a source terminal and a gate terminal of a transistor can be denoted as D, S and G respectively. A first terminal and a second terminal of a circuit can be denoted as 1 and 2 respectively. Herein, a control terminal of a transistor can be a gate terminal of the transistor, a first terminal of the transistor can be one of a drain terminal and a source terminal of the transistor, and a second terminal of the transistor can be the other one of the drain terminal and the source terminal of the transistor. For example, a first terminal and a second terminal of a

transistor can be a drain terminal and a source terminal respectively. In another example, a first terminal and a second terminal of a transistor can be a source terminal and a drain terminal respectively. In the drawings, drain terminals (D), source terminals (S) and gate terminals (G) of transistors are drawn as examples. Reasonable design changes made according to the characteristics of transistors are still within the scope of embodiments. Herein, a resistive memory cell can be set to have different resistances for storing different logic values.

(9) FIG. 1 illustrates a memory control circuit **100** coupled to a control circuit **185** for controlling a memory **190** according to an embodiment. The memory **100** can include a leakage current providing circuit **110**, a current mirror circuit **120**, an operation circuit **130** and a reference current adjustment circuit **140**.

(10) The leakage current providing circuit **110** can include a first terminal and a second terminal, where the first terminal can be used to receive a control signal T_COMP, and the second terminal can be used to induce a leakage current I_{leak} when the control signal T_COMP has an enable signal level (e.g. high signal level). The signal level of the control signal T_COMP can be set according to requirements. When the control signal T_COMP is set to have the enable signal level (e.g. high level), the leakage current providing circuit **110** can provide the leakage current I_{leak}.

(11) The current mirror circuit **120** can be used to generate a control current I_c according to the leakage current I_{leak}. The current mirror circuit **120** can include a first terminal and a second terminal, where the first terminal can be coupled to the second terminal of the leakage current providing circuit **110** for the leakage current I_{leak} to flow through, and the second terminal can be used to output the control current I_c.

(12) The operation circuit **130** can be used to generate an enable signal TEMPC_EN. The operation circuit **130** can include a first terminal and a second terminal, where the first terminal can be coupled to the second terminal of the current mirror circuit **120**, and the second terminal can be used to output the enable signal TEMPC_EN. The enable signal TEMPC_EN can have an enable signal level (e.g. high signal level) when the control current I_c is larger than a predetermined value.

(13) The reference current adjustment circuit **140** can include a first terminal and a second terminal, where the first terminal can be coupled to the second terminal of the operation circuit **130**, and the second terminal can be used to output an updated reference current IREF_adj. When the enable signal TEMPC_EN has the enable signal level (e.g. high signal level), the reference current adjustment circuit **140** can generate the updated reference current IREF_adj according to a reference current IREF and an adjustment current I_a mentioned below.

(14) As shown in FIG. 1, the updated reference current IREF_adj can be inputted to the control circuit **185**, and the memory **190** can be read by determining a resistance of the memory **190** according to the updated reference current IREF_adj.

(15) For example, the control circuit **185** can include a sense amplifier used for a memory. The memory **190** can include a memory array formed of a plurality of resistive random access memory (RRAM) cells. The RRAM cells in the memory **190** can be coupled to the same bit line and the same source line to perform operations such as reading and writing.

(16) The updated reference current IREF_adj can be used for temperature compensation, and the updated reference current IREF_adj can vary with temperature. For example, the updated reference current IREF_adj can increase when the temperature rises to improve the accuracy of reading the memory **190**. More details are described below.

(17) According to embodiments, the enable signal level of the control signal T_COMP and the enable signal level of the enable signal TEMPC_EN can be the same or different.

(18) FIG. 2 illustrates that the resistance of a memory can be determined according to the updated reference current IREF_adj according to an embodiment. In FIG. 2, the horizontal axis represents the temperature of the memory, and the vertical axis represents the current corresponding to the memory cell in the memory. The unit of the horizontal axis can be degree Celsius (° C.), and the unit of the vertical axis can be an arbitrary unit (a.u.) defined and adjusted by the user according to

requirements. If a measured current corresponding to the resistance of the memory is higher than the updated reference current IREF_adj, the measured current can be shown as the current LR, and the resistance of the memory can be determined as a low resistance. If a measured current corresponding to the resistance of the memory is lower than the updated reference current IREF_adj, the measured current can be shown as the current HR, and the resistance of the memory can be determined as a high resistance.

(19) As shown in FIG. 2, the original reference current IREF varies less with the temperature, so the currents LR and HR are both higher than the reference current IREF at a high temperature. Hence, the currents LR and HR cannot be distinguished at the high temperature, reducing the accuracy of reading the memory at the high temperature. In FIG. 2, the updated reference current IREF_adj can increase when the temperature rises, so the curves of the currents LR and HR can be located above and below the curve of the updated reference current IREF_adj respectively. As a result, the currents LR and HR can be distinguished at the high temperature, and the accuracy of reading the memory is improved.

(20) FIG. 3 illustrates the leakage current providing circuit 110 in FIG. 1. The leakage current providing circuit 110 can include a switch 1105 and a leakage current generation circuit 1108. The switch 1105 can include a control terminal, a first terminal and a second terminal, where the control terminal can be coupled to the first terminal of the leakage current providing circuit 110 to receive the control signal T_COMP, and the second terminal can be coupled to a first reference voltage terminal to receive a first reference voltage Vg. The first reference voltage Vg can be a ground voltage, a low reference voltage or an appropriate reference voltage. The switch 1105 can include a transistor, and the control terminal, the first terminal and the second terminal of the transistor can be a gate terminal, a drain terminal and a source terminal respectively.

(21) As shown in FIG. 3, the leakage current generation circuit 1108 can further include a first source line SL1, a first bit line BL1, m resistive memory cells R1 to Rm, and m sub-switches SW1 to SWm. The first source line SL1 can be coupled to the first terminal of the switch 1105 of the leakage current generation circuit 110. The first bit line BL1 can be coupled to the second terminal of the leakage current generation circuit 110. An ith resistive memory cell Ri and an ith sub-switch SWi can be coupled in series between the first source line SL1 and the first bit line BL1, m and i are integers, and $0 < i \leq m$. As shown in FIG. 3, on the first bit line BL1, resistors RBL can be disposed, and each resistor RBL other than the first one can be coupled to terminals of two resistive memory cells. On the first source line SL1, resistors RSL can be disposed, and each resistor RSL other than the first one can be coupled to terminals of two sub-switches.

(22) In FIG. 3, the signal level of the control signal T_COMP can be determined by a user. When the control signal T_COMP has the enable signal level (e.g. high signal level), the sub-switches SW1 to SWm of the leakage current generation circuit 1108 can be optionally turned off, so the leakage current generation circuit 1108 can induce the leakage current Ileak.

(23) FIG. 4 illustrates the current mirror circuit 120 in FIG. 1. The current mirror circuit 120 can include a first switch 410, a first transistor 415, a second switch 420 and a second transistor 425.

(24) The first switch 410 can include a control terminal, a first terminal and a second terminal, where the control terminal can be used to receive the control signal T_COMP, and the second terminal can be coupled to the first terminal of the current mirror circuit 120 for the leakage current Ileak to flow through.

(25) The first transistor 415 can include a first terminal, a second terminal and a control terminal, where the first terminal can be coupled to a second reference voltage terminal to receive a second reference voltage VDD, and the second terminal can be coupled to the first terminal of the first switch 410. The second reference voltage VDD can be a high reference voltage or an appropriate reference voltage.

(26) The second transistor 425 can include a first terminal, a second terminal and a control terminal, where the first terminal can be coupled to the second reference voltage terminal, and the

control terminal can be coupled to the control terminal and the second terminal of the first transistor **415**.

(27) The second switch **420** can include a first terminal, a second terminal and a control terminal, where the first terminal can be coupled to the second terminal of the second transistor **425**, the second terminal can be coupled to the second terminal of the current mirror circuit **120** for the control current I_c to flow through, and the control terminal can be used to receive a temperature signal TC.

(28) In FIG. 4, when the control signal T_COMP has the enable signal level (e.g. high signal level), the first switch **410** can be turned on. When the temperature signal TC has an enable signal level (e.g. high signal level), the second switch **420** can be turned on, and the current mirror circuit **120** can generate the control current I_c .

(29) When the first switch **410** and the second switch **420** are turned on, the first transistor **415** and the second transistor **425** can form a current mirror structure to generate the control current I_c according to the leakage current I_{leak} .

(30) For example, the first transistor **415** and the second transistor **425** can be P-type transistors, and their first terminals, second terminals and control terminals can be source terminals, drain terminals and gate terminals respectively.

(31) The first switch **410** can be formed of two transistors and an inverter, where one can be an N-type transistor, and the other can be a P-type transistor. The gate terminal of the N-type transistor of the first switch **410** can be the control terminal of the first switch **410** used to receive the control signal T_COMP. The gate terminal of the P-type transistor of the first switch **410** can be used to receive a control signal T_COMP_B complementary with the control signal T_COMP. The control signal T_COMP can be inputted to the inverter to generate the control signal T_COMP_B. When the control signal T_COMP has the enable signal level (e.g. high signal level), the first switch **410** can be turned on for the leakage current I_{leak} to flow through the first switch **410**.

(32) Like the first switch **410**, the second switch **420** can include an N-type transistor, a P-type transistor and an inverter. A gate terminal of the N-type transistor can be the control terminal of the first switch **410** used to receive the temperature signal TC. A gate terminal of the P-type transistor can receive a temperature signal TC_B complementary with the temperature signal TC. The temperature signal TC can be inputted to the inverter to generate the temperature signal TC_B. When the temperature signal TC has the enable signal level (e.g. high signal level), the second switch **420** can be turned on for the control current I_c to flow through the second switch **420**.

(33) FIG. 5 illustrates the current mirror circuit **120** according to another embodiment. The current mirror circuit **120** in FIG. 5 can include a first switch **510**, a second switch **520**, a third switch **530**, a fourth switch **540**, a fifth switch **550**, a first transistor **515**, a second transistor **525**, a third transistor **535**, a fourth transistor **545** and a fifth transistor **555**.

(34) The first switch **510** can include a control terminal, a first terminal and a second terminal, where the control terminal can be used to receive the control signal T_COMP, and the second terminal can be coupled to the first terminal of the current mirror circuit **120** for the leakage current I_{leak} to flow through.

(35) The first transistor **515** can include a control terminal, a first terminal and a second terminal, where the first terminal can be coupled to the second reference voltage terminal to receive the second reference voltage VDD, and the second terminal can be coupled to the first terminal of the first switch **510**.

(36) The second transistor **525** can include a control terminal, a first terminal and a second terminal, where the first terminal can be coupled to the second reference voltage terminal to receive the second reference voltage VDD, and the control terminal can be coupled to the control terminal and the second terminal of the first transistor **515** to form a current mirror structure.

(37) The second switch **520** can include a control terminal, a first terminal and a second terminal, where the first terminal can be coupled to the second terminal of the second transistor **525**, the

second terminal can be coupled to the second terminal of the current mirror circuit **120**, and the control terminal can be used to receive a first temperature signal TIC.

(38) The third transistor **535** can include a control terminal, a first terminal and a second terminal, where the first terminal can be coupled to the second reference voltage terminal to receive the second reference voltage VDD, and the control terminal can be coupled to the control terminal and the second terminal of the first transistor **515** to form a current mirror structure.

(39) The third switch **530** can include a control terminal, a first terminal and a second terminal, where the first terminal can be coupled to the second terminal of the third transistor **535**, the second terminal coupled to the second terminal of the current mirror circuit **120**, and the control terminal can be used to receive a second temperature signal T2C.

(40) The fourth transistor **545** can include a control terminal, a first terminal and a second terminal, where the first terminal can be coupled to the second reference voltage terminal to receive the second reference voltage VDD, and the control terminal can be coupled to the control terminal and the second terminal of the first transistor **515** to form a current mirror structure.

(41) The fourth switch **540** can include a control terminal, a first terminal and a second terminal, where the first terminal can be coupled to the second terminal of the fourth transistor **545**, the second terminal coupled to the second terminal of the current mirror circuit **120**, and the control terminal can be used to receive a third temperature signal T3C.

(42) The fifth transistor **555** can include a control terminal, a first terminal and a second terminal, where the first terminal can be coupled to the second reference voltage terminal to receive the second reference voltage VDD, and the control terminal can be coupled to the control terminal and the second terminal of the first transistor **515** to form a current mirror structure.

(43) The fifth switch **550** can include a control terminal, a first terminal and a second terminal, where the first terminal can be coupled to the second terminal of the fifth transistor **555**, the second terminal can be coupled to the second terminal of the current mirror circuit **120**, and the control terminal can be used to receive a fourth temperature signal T4C.

(44) The first temperature signal TIC, the second temperature signal T2C, the third temperature signal T3C and the fourth temperature signal T4C can be corresponding to a first temperature (expressed as T1 in the text), a second temperature (expressed as T2 in the text), a third temperature (expressed as T3 in the text) and a fourth temperature (expressed as T4 in the text) respectively. The first temperature T1, the second temperature T2, the third temperature T3 and the fourth temperature T4 can be different.

(45) For example, the first temperature T1 can be lower than the second temperature T2. The second temperature T2 can be lower than the third temperature T3. The third temperature T3 can be lower than the fourth temperature T4.

(46) For example, the first temperature T1 can be 60° C., the second temperature T2 can be 75° C., the third temperature T3 can be 90° C. and the fourth temperature T4 can be 105° C.

(47) Like FIG. 4, each of the first switch **510** to the fifth switch **550** can be formed of a P-type transistor and an N-type transistor coupled to one another.

(48) In the first switch **510**, a gate terminal of an N-type transistor can receive the control signal T_COMP, and a gate terminal of a P-type transistor can receive a control signal T_COMP_B complementary with the control signal T_COMP.

(49) In the second switch **520**, a gate terminal of an N-type transistor can receive the first temperature signal TIC, and a gate terminal of a P-type transistor can receive a temperature signal T1C_B complementary with the first temperature signal TIC.

(50) In the third switch **530**, a gate terminal of an N-type transistor can receive the second temperature signal T2C, and a gate terminal of a P-type transistor can receive a temperature signal T2C_B complementary with the second temperature signal T2C.

(51) In the fourth switch **540**, a gate terminal of an N-type transistor can receive the third temperature signal T3C, and a gate terminal of a P-type transistor can receive a temperature signal

T3C_B complementary with the third temperature signal T3C.

(52) In the fifth switch **550**, a gate terminal of an N-type transistor can receive the fourth temperature signal T4C, and a gate terminal of a P-type transistor can receive a temperature signal T4C_B complementary with the fourth temperature signal T4C.

(53) The specifications and sizes of transistors of the second switch **520**, the third switch **530**, the fourth switch **540** and the fifth switch **550** can be determined according to simulations in the circuit design stage, so the current mirror circuit **120** can generate the control current I_c according to the leakage current I_{leak} at specific temperatures.

(54) Below, the operations are described with an example where the first temperature T1 can be 60° C., the second temperature T2 can be 75° C., the third temperature T3 can be 90° C. and the fourth temperature can be 105° C. The mentioned temperatures are examples and the temperatures can be adjusted according to requirements and the specifications of transistors.

(55) As shown in Table 1, by adjusting the first temperature signal TIC, the second temperature signal T2C, the third temperature signal T3C and the fourth temperature signal T4C, the conditions of the enable signal TEMPC_EN having the enable signal level can be set.

(56) TABLE-US-00001

TABLE 1	Corresponding	Corresponding	Corresponding	Corresponding
to the first	to the second	to the third	to the fourth	temperature temperature temperature temperature
(e.g. 60° C.)	(e.g. 75° C.)	(e.g. 90° C.)	(e.g. 105° C.)	Conditions where the
The first	The second	The third	The fourth	enable signal temperature temperature temperature temperature TEMPC_EN
has the signal T1C	signal T2C	signal TIC	signal T4C	enable signal level Higher than Lower than
the Lower than the	Lower than the	When an operation	the threshold	threshold threshold threshold threshold
temperature is higher than the first temperature T1	Lower than the	Higher than	Lower than the	Lower than the
When the operation	threshold	threshold	threshold	threshold temperature is
higher than the second temperature T2	Lower than the	Lower than the	Higher than	Lower than the
When the operation	threshold	threshold	threshold	threshold temperature is
higher than the third temperature T3	Lower than the	Lower than the	Higher than	When the operation
threshold	threshold	threshold	threshold	threshold the threshold temperature is higher than the fourth temperature T4
Higher than	Higher than	Higher than	Higher than	When the operation
the threshold	the threshold	the threshold	the threshold	the threshold temperature is higher than the predetermined temperature (e.g. 40° C.)

(57) As described in Table 1, FIG. 1 and FIG. 5, the enable signal TEMPC_EN generated by the operation circuit **130** in FIG. 1 can have the enable signal level (e.g. high signal level) when the control signal T_COMP has the enable signal level (e.g. high signal level), the first temperature signal TIC is higher than the threshold, the second temperature signal T2C, the third temperature signal T3C and the fourth temperature signal T4C are lower than the threshold, and the operation temperature of the current mirror circuit **120** is higher than the first temperature T1.

(58) As described in Table 1, FIG. 1 and FIG. 5, the enable signal TEMPC_EN generated by the operation circuit **130** in FIG. 1 has the enable signal level (e.g. high signal level) when the control signal T_COMP has the enable signal level (e.g. high signal level), the second temperature signal T2C is higher than the threshold, the first temperature signal TIC, the third temperature signal T3C and the fourth temperature signal T4C are lower than the threshold, and the operation temperature of the current mirror circuit **120** is higher than the second temperature T2.

(59) As described in Table 1, FIG. 1 and FIG. 5, the enable signal TEMPC_EN generated by the operation circuit **130** in FIG. 1 has the enable signal level (e.g. high signal level) when the control signal T_COMP has the enable signal level (e.g. high signal level), the third temperature signal T3C is higher than the threshold, the first temperature signal TIC, the second temperature signal T2C and the fourth temperature signal T4C are lower than the threshold, and the operation temperature of the current mirror circuit **120** is higher than the third temperature T3.

(60) As described in Table 1, FIG. 1 and FIG. 5, the enable signal TEMPC_EN generated by the operation circuit **130** in FIG. 1 has the enable signal level (e.g. high signal level) when the control signal T_COMP has the enable signal level (e.g. high signal level), the fourth temperature signal

T4C is higher than the threshold, the first temperature signal TIC, the second temperature signal T2C and the third temperature signal T3C are lower than the threshold, and the operation temperature of the current mirror circuit **120** is higher than the fourth temperature T4.

(61) As described in Table 1, FIG. 1 and FIG. 5, the enable signal TEMPC_EN generated by the operation circuit **130** in FIG. 1 has the enable signal level (e.g. high signal level) when the control signal T_COMP has the enable signal level (e.g. high signal level), the first temperature signal TIC, the second temperature signal T2C, the third temperature signal T3C and the fourth temperature signal T4C are higher than the threshold, and the operation temperature of the current mirror circuit **120** is higher than the predetermined temperature (e.g. 40° C.).

(62) When one of the first temperature signal TIC, the second temperature signal T2C, the third temperature signal T3C and the fourth temperature signal T4C is higher than the threshold, the signal can have an enable signal level. The enable signal level(s) of the first temperature signal TIC, the second temperature signal T2C, the third temperature signal T3C, the fourth temperature signal T4C, the control signal T_COMP and the enable signal TEMPC_EN can be the same or different.

(63) In FIG. 5, regarding the sizes of the transistors, the second transistor **525** can be larger than the third transistor **535**, the third transistor **535** can be larger than the fourth transistor **545**, and the fourth transistor **545** can be larger than the fifth transistor **555**.

(64) The number of the transistors and the number of switches in FIG. 5 are examples. The number of the transistors and the number of switches can be adjusted according to requirements for controls of more temperature ranges. For example, if more transistors and switches are used, controls of more temperature ranges can be performed in Table 1. For example, Table 1 may further include a fifth temperature signal corresponding to a fifth temperature for related controls.

(65) FIG. 6 illustrates the operation circuit **130** in FIG. 1. The operation circuit **130** can include a resistance unit **605**, a first inverter **610**, a second inverter **620** and a switch **640**. Optionally, the operation circuit **130** can further include a register **650** and a third inverter **660**. As show in FIG. 1 and FIG. 6, the resistance unit **605** can include a first terminal and a second terminal, where the first terminal can be coupled to the first terminal of the operation circuit **130** to receive the control current I_c , and the second terminal can be coupled to the first reference voltage terminal to receive the first reference voltage V_g .

(66) The first inverter **610** can include an input terminal and an output terminal, where the input terminal can be coupled to the first terminal of the resistance unit **605**, and the output terminal can be used to output a first signal S1. When the control current I_c is higher than the predetermined value, the voltage V_x generated by the control current I_c and the resistance of the resistance unit **605** can exceed a threshold voltage of a transistor (e.g. N-type transistor) in the first inverter **610**, and hence the first inverter **610** can generate the first signal S1.

(67) The second inverter **620** can include an input terminal and an output terminal, where the input terminal can be coupled to the output terminal of the first inverter **610**, and the output terminal can be used to output a second signal S2 complementary with the first signal S1.

(68) The switch **640** can include a first terminal, a second terminal and a control terminal, where the first terminal can be coupled to the output terminal of the second inverter **620** to receive the second signal S2, and the control terminal can be used to receive the control signal T_COMP. When the control signal T_COMP has the enable signal level (e.g. high signal level), the switch **640** can be turned on, and the second terminal of the switch **640** can output the second signal S2.

(69) The register **650** can include an input terminal and an output terminal, where the input terminal can be coupled to the second terminal of the switch **640**, and the output terminal can be used to output a third signal S3 according to the second signal S2. For example, the third signal S3 can be complementary with the second signal S2.

(70) The third inverter **660** can include an input terminal and an output terminal, where the input terminal can be coupled to the output terminal of the register **650**, and the output terminal can be

used to output the enable signal TEMPC_EN according to the third signal S3. For example, the enable signal TEMPC_EN can be complementary with the third signal S3

(71) In FIG. 6, the voltage V_x can be generated according to the control current I_c and the resistance unit 605, and the enable signal TEMPC_EN can have the enable signal level (e.g. high signal level) when the voltage V_x is higher than a threshold voltage of a transistor (e.g. N-type transistor) of the first inverter 610.

(72) Each of the first inverter 610, the second inverter 620 and the third inverter 660 can include two transistors (e.g. a P-type transistor and an N-type transistor), and the couplings of the components can be as shown in FIG. 6. As shown in FIG. 6, the switch 640 can include an inverter and two transistors (e.g. a P-type transistor and an N-type transistor). As shown in FIG. 6, the register 650 can include two invertors to store a signal.

(73) By adjusting the resistance of the resistance unit 605, a threshold current can be determined. When the control current I_c reaches the threshold current, the enable signal TEMPC_EN can have the enable signal level (e.g. high signal level).

(74) FIG. 7 illustrates the reference current adjustment circuit 140 in FIG. 1. The reference current adjustment circuit 140 can include a current source 705, a first switch 710, a second switch 720, a third switch 730 and a dummy memory row 740.

(75) The current source 705 can be used to provide the reference current IREF. The first switch 710 can include a first terminal, a second terminal and a control terminal, where the first terminal can be coupled to the current source 705, the control terminal can receive a signal YR to turn on or turn off the first switch 710, and the second terminal can be used to output the updated reference current IREF_adj.

(76) The second switch 720 can include a first terminal, a control terminal and a second terminal, where the first terminal can be coupled to the second terminal of the first switch 710, and the control terminal coupled to the second terminal of the operation circuit 130 to receive the enable signal TEMPC_EN.

(77) The third switch 730 can include a first terminal, a control terminal and a second terminal, where the control terminal can be coupled to the second terminal of the operation circuit 130 to receive the enable signal TEMPC_EN.

(78) The dummy memory row 740 can be used to generate the adjustment current I_a . The dummy memory row 740 can include a second bit line BL2, a second source line SL2, n resistive memory cells R71 to R7n, and n sub-switches SW71 to SW7n. The second bit line BL2 can be coupled to the second terminal of the second switch 720. The second source line SL2 can be coupled to the second terminal of the third switch 730. A j th resistive memory cell R7j and a j th sub-switch SW7j can be coupled in series between the second bit line BL2 and the second source line SL2, n and j are integers, and $0 < j \leq n$. As shown in FIG. 7, on the second bit line BL2, resistors RBL2 can be disposed, and each resistor RBL2 other than the first one can be coupled to terminals of two resistive memory cells. On the second source line SL2, resistors RSL2 can be disposed, and each resistor RSL2 other than the first one can be coupled to terminals of two sub-switches.

(79) In FIG. 7, the n sub-switches SW71 to SW7n can be turned off. Hence, the adjustment current I_a can be a leakage current of the dummy memory row 740. When the operation temperature around the memory control circuit 100 increases, the adjustment current I_a can rise accordingly, and the updated reference current IREF_adj can rise with the increasing temperature. As a result, the updated reference current IREF_adj can be compensated when the temperature varies as shown in FIG. 2.

(80) According to an embodiment, the memory 190 in FIG. 1, the leakage current generation circuit 1108 in FIG. 3 and the dummy memory row 740 in FIG. 7 can include arrays formed of the same resistive random access memory (RRAM) cells.

(81) According to an embodiment, the number of RRAM cells in the memory 190 can be the same as the number of RRAM cells in the dummy memory row 740. Hence, temperature compensation

of the leakage current for the memory **190** can be performed. As mentioned above, the leakage current generation circuit **1108** can include an array formed of RRAM cells. According to an embodiment, the numbers of RRAM cells in the leakage current generation circuit **1108**, the memory **190** and the dummy memory row **740** can be the same. According to another embodiment, the number of RRAM cells in the leakage current generation circuit **1108** can be different from the number of RRAM cells in the memory **190** and the dummy memory row **740**.

(82) In summary, by using the memory control circuit **100** provided by embodiments, when the temperature changes, the updated reference current IREF_adj can vary with the temperature. As a result, the accuracy of reading the memory **190** in FIG. 1 is improved by reading the memory **190** according to the updated reference current IREF_adj, and the reliability after multiple memory accesses is accordingly improved.

(83) Those skilled in the art will readily observe that numerous modifications and alterations of the device and method may be made while retaining the teachings of the invention. Accordingly, the above disclosure should be construed as limited only by the metes and bounds of the appended claims.

Claims

1. A memory control circuit comprising: a leakage current providing circuit configured to generate a leakage current, and comprising a first terminal configured to receive a control signal, and a second terminal configured to provide the leakage current when the control signal has a first enable signal level; a current mirror circuit configured to generate a control current according to the leakage current, the current mirror circuit comprising a first terminal coupled to the second terminal of the leakage current providing circuit, and a second terminal configured to output the control current; an operation circuit configured to generate an enable signal, the operation circuit comprising a first terminal coupled to the second terminal of the current mirror circuit, and a second terminal configured to output the enable signal, wherein the enable signal has a second enable signal level when the control current is larger than a predetermined value; and a reference current adjustment circuit coupled to the second terminal of the operation circuit and configured to generate an updated reference current according to a reference current and an adjustment current when the enable signal has the second enable signal level; wherein a resistance of a memory is determined according to the updated reference current.
2. The memory control circuit of claim 1, wherein the resistance of the memory is determined as a low resistance if a measured current corresponding to the resistance of the memory is higher than the updated reference current.
3. The memory control circuit of claim 1, wherein the resistance of the memory is determined as a high resistance if a measured current corresponding to the resistance of the memory is lower than the updated reference current.
4. The memory control circuit of claim 1, wherein the leakage current providing circuit further comprises: a switch comprising a control terminal coupled to the first terminal of the leakage current providing circuit and configured to receive the control signal, a first terminal, and a second terminal coupled to a first reference voltage terminal; and a leakage current generation circuit configured to generate the leakage current, the leakage current generation circuit comprising a first terminal coupled to the first terminal of the switch, and a second terminal coupled to the second terminal of the leakage current providing circuit.
5. The memory control circuit of claim 4, wherein the leakage current generation circuit further comprises: a first source line coupled to the switch of the leakage current generation circuit; a first bit line coupled to the second terminal of the leakage current generation circuit; m resistive memory cells; and m sub-switches; wherein an ith resistive memory cell and an ith sub-switch are coupled in series between the first source line and the first bit line, m and i are integers, and $0 < i \leq m$.

6. The memory control circuit of claim 1, wherein the current mirror circuit further comprises: a first switch comprising a control terminal configured to receive the control signal, a first terminal, and a second terminal coupled to the first terminal of the current mirror circuit; a first transistor comprising a first terminal coupled to a second reference voltage terminal, a second terminal coupled to the first terminal of the first switch, and a control terminal coupled to the second terminal of the first transistor; a second transistor comprising a first terminal coupled to the second reference voltage terminal, a second terminal, and a control terminal coupled to the control terminal of the first transistor; and a second switch comprising a first terminal coupled to the second terminal of the second transistor, a second terminal coupled to the second terminal of the current mirror circuit, and a control terminal configured to receive a temperature signal; wherein the first switch is turned on when the control signal has the first enable signal level; and the second switch is turned on and the current mirror circuit generates the control current when the temperature signal has a third enable signal level.

7. The memory control circuit of claim 1, wherein the current mirror circuit further comprises: a first switch comprising a control terminal configured to receive the control signal, a first terminal, and a second terminal coupled to the first terminal of the current mirror circuit; a first transistor comprising a first terminal coupled to a second reference voltage terminal, a second terminal coupled to the first terminal of the first switch, and a control terminal coupled to the second terminal of the first transistor; a second transistor comprising a first terminal coupled to the second reference voltage terminal, a second terminal, and a control terminal coupled to the control terminal of the first transistor; and a second switch comprising a first terminal coupled to the second terminal of the second transistor, a second terminal coupled to the second terminal of the current mirror circuit, and a control terminal configured to receive a first temperature signal; a third transistor comprising a first terminal coupled to the second reference voltage terminal, a second terminal, and a control terminal coupled to the control terminal of the first transistor; and a third switch comprising a first terminal coupled to the second terminal of the third transistor, a second terminal coupled to the second terminal of the current mirror circuit, and a control terminal configured to receive a second temperature signal; a fourth transistor comprising a first terminal coupled to the second reference voltage terminal, a second terminal, and a control terminal coupled to the control terminal of the first transistor; and a fourth switch comprising a first terminal coupled to the second terminal of the fourth transistor, a second terminal coupled to the second terminal of the current mirror circuit, and a control terminal configured to receive a third temperature signal; a fifth transistor comprising a first terminal coupled to the second reference voltage terminal, a second terminal, and a control terminal coupled to the control terminal of the first transistor; and a fifth switch comprising a first terminal coupled to the second terminal of the fifth transistor, a second terminal coupled to the second terminal of the current mirror circuit, and a control terminal configured to receive a fourth temperature signal; wherein the first temperature signal, the second temperature signal, the third temperature signal and the fourth temperature signal are corresponding to a first temperature, a second temperature, a third temperature and a fourth temperature respectively.

8. The memory control circuit of claim 7, wherein: the first temperature is lower than the second temperature, the second temperature is lower than the third temperature, and the third temperature is lower than the fourth temperature; and the enable signal has the second enable signal level when the control signal has the first enable signal level, the first temperature signal is higher than a threshold, the second temperature signal, the third temperature signal and the fourth temperature signal are lower than the threshold, and an operation temperature is higher than the first temperature.

9. The memory control circuit of claim 7, wherein: the first temperature is lower than the second temperature, the second temperature is lower than the third temperature, and the third temperature is lower than the fourth temperature; and the enable signal has the second enable signal level when

the control signal has the first enable signal level, the second temperature signal is higher than a threshold, the first temperature signal, the third temperature signal and the fourth temperature signal are lower than the threshold, and an operation temperature is higher than the second temperature.

10. The memory control circuit of claim 7, wherein: the first temperature is lower than the second temperature, the second temperature is lower than the third temperature, and the third temperature is lower than the fourth temperature; and the enable signal has the second enable signal level when the control signal has the first enable signal level, the third temperature signal is higher than a threshold, the first temperature signal, the second temperature signal and the fourth temperature signal are lower than the threshold, and an operation temperature is higher than the third temperature.

11. The memory control circuit of claim 7, wherein: the first temperature is lower than the second temperature, the second temperature is lower than the third temperature, and the third temperature is lower than the fourth temperature; and the enable signal has the second enable signal level when the control signal has the first enable signal level, the fourth temperature signal is higher than a threshold, the first temperature signal, the second temperature signal and the third temperature signal are lower than the threshold, and an operation temperature is higher than the fourth temperature.

12. The memory control circuit of claim 7, wherein: the first temperature is lower than the second temperature, the second temperature is lower than the third temperature, and the third temperature is lower than the fourth temperature; and the enable signal has the second enable signal level when the control signal has the first enable signal level, the first temperature signal, the second temperature signal, the third temperature signal and the fourth temperature signal are higher than a threshold, and an operation temperature is higher than a predetermined temperature.

13. The memory control circuit of claim 7, wherein the second transistor is larger than the third transistor, the third transistor is larger than the fourth transistor, and the fourth transistor is larger than the fifth transistor.

14. The memory control circuit of claim 1, wherein the operation circuit further comprises: a resistance unit comprising a first terminal coupled to the first terminal of the operation circuit, and a second terminal coupled to a first reference voltage terminal; a first inverter comprising an input terminal coupled to the first terminal of the resistance unit, and an output terminal configured to output a first signal, wherein the first inverter generates the first signal when the control current is higher than the predetermined value; a second inverter comprising an input terminal coupled to the output terminal of the first inverter, and an output terminal configured to output a second signal complementary with the first signal; and a switch comprising a first terminal coupled to the output terminal of the second inverter, a second terminal, and a control terminal configured to receive the control signal, wherein the switch is turned on when the control signal has the first enable signal level; wherein a voltage is generated according to the control current and the resistance unit, and the enable signal has the second enable signal level when the voltage is higher than a threshold voltage of the first inverter.

15. The memory control circuit of claim 14, wherein the operation circuit further comprises: a register comprising an input terminal coupled to the second terminal of the switch, and an output terminal configured to output a third signal according to the second signal; and an third inverter comprising an input terminal coupled to the output terminal of the register, and an output terminal configured to output the enable signal according to the third signal.

16. The memory control circuit of claim 1, wherein the reference current adjustment circuit further comprises: a current source configured to provide the reference current; a first switch comprising a first terminal coupled to the current source, a control terminal, and a second terminal configured to output the updated reference current; a second switch comprising a first terminal coupled to the second terminal of the first switch, a control terminal coupled to the second terminal of the

operation circuit, and a second terminal; a third switch comprising a first terminal, a control terminal coupled to the second terminal of the operation circuit, and a second terminal; a dummy memory row configured to generate the adjustment current, the dummy memory row comprising: a second bit line coupled to the second terminal of the second switch; a second source line coupled to the second terminal of the third switch; n resistive memory cells; and n sub-switches; wherein a jth resistive memory cell and a jth sub-switch are coupled in series between the second bit line and the second source line, n and j are integers, $0 < j \leq n$.

17. The memory control circuit of claim 16, wherein the n sub-switches are turned off.
