

US Patent & Trademark Office

Patent Public Search | Text View

United States Patent	12416943
Kind Code	B2
Date of Patent	September 16, 2025
Inventor(s)	Yamazaki; Shunpei et al.

Electronic device including a circuit storing a signal

Abstract

A portable electronic device that can operate even when electric power supplied through contactless charge by electromagnetic induction is low is provided. The portable electronic device includes a reflective liquid crystal display which includes a transistor including an oxide semiconductor, a power source portion which includes a rechargeable battery capable of charge by contactless charge, and a signal processing portion which includes a nonvolatile semiconductor memory device. In the portable electronic device, electric power stored in the rechargeable battery is used in the reflective liquid crystal display and the signal processing portion.

Inventors:	Yamazaki; Shunpei (Setagaya, JP), Koyama; Jun (Sagamihara, JP)
Applicant:	Semiconductor Energy Laboratory Co., Ltd. (Atsugi, JP)
Family ID:	1000008820349
Assignee:	Semiconductor Energy Laboratory Co., Ltd. (Atsugi, JP)
Appl. No.:	18/645788
Filed:	April 25, 2024

Prior Publication Data

Document Identifier	Publication Date
US 20240281032 A1	Aug. 22, 2024

Foreign Application Priority Data

JP	2010-010382	Jan. 20, 2010
----	-------------	---------------

Related U.S. Application Data

continuation parent-doc US 18082679 20221216 US 12001241 child-doc US 18645788
continuation parent-doc US 16953511 20201120 US 11573601 20230207 child-doc US 18082679

Publication Classification

Int. Cl.: **G06F1/16** (20060101); **G06F1/26** (20060101); **G11C5/06** (20060101); **H10D30/67** (20250101)

U.S. Cl.:

CPC **G06F1/1635** (20130101); **G06F1/1626** (20130101); **G06F1/1637** (20130101); **G06F1/263** (20130101); **G11C5/063** (20130101); **H10D30/67** (20250101);

Field of Classification Search

CPC: G06F (1/1635); G06F (1/1626); G06F (1/1637); G06F (1/263); G11C (5/063); H01L (29/786)

References Cited

U.S. PATENT DOCUMENTS

Patent No.	Issued Date	Patentee Name	U.S. Cl.	CPC
4766088	12/1987	Kono et al.	N/A	N/A
5386127	12/1994	Furuyama	N/A	N/A
5731856	12/1997	Kim et al.	N/A	N/A
5744864	12/1997	Cillessen et al.	N/A	N/A
6101117	12/1999	Tiwari	N/A	N/A
6127702	12/1999	Yamazaki et al.	N/A	N/A
6294274	12/2000	Kawazoe et al.	N/A	N/A
6548830	12/2002	Noguchi et al.	N/A	N/A
6563174	12/2002	Kawasaki et al.	N/A	N/A
6577531	12/2002	Kato	N/A	N/A
6594064	12/2002	Hirabayashi	N/A	N/A
6646288	12/2002	Yamazaki et al.	N/A	N/A
6727522	12/2003	Kawasaki et al.	N/A	N/A
7049190	12/2005	Takeda et al.	N/A	N/A
7061014	12/2005	Hosono et al.	N/A	N/A
7064346	12/2005	Kawasaki et al.	N/A	N/A
7065658	12/2005	Baraban et al.	N/A	N/A
7105868	12/2005	Nause et al.	N/A	N/A
7211825	12/2006	Shih et al.	N/A	N/A
7282782	12/2006	Hoffman et al.	N/A	N/A
7297977	12/2006	Hoffman et al.	N/A	N/A
7323356	12/2007	Hosono et al.	N/A	N/A
7339820	12/2007	Kato	N/A	N/A
7385224	12/2007	Ishii et al.	N/A	N/A
7402506	12/2007	Levy et al.	N/A	N/A
7411209	12/2007	Endo et al.	N/A	N/A

7453065	12/2007	Saito et al.	N/A	N/A
7453087	12/2007	Iwasaki	N/A	N/A
7462862	12/2007	Hoffman et al.	N/A	N/A
7468304	12/2007	Kaji et al.	N/A	N/A
7492361	12/2008	Kawachi et al.	N/A	N/A
7501293	12/2008	Ito et al.	N/A	N/A
7535466	12/2008	Sampsell et al.	N/A	N/A
7674650	12/2009	Akimoto et al.	N/A	N/A
7683572	12/2009	Toya	N/A	N/A
7732819	12/2009	Akimoto et al.	N/A	N/A
7733320	12/2009	Yamaguchi	377/64	G11C 19/28
7737923	12/2009	Shishido	N/A	N/A
7791074	12/2009	Iwasaki	N/A	N/A
7791082	12/2009	Iwasaki	N/A	N/A
7935582	12/2010	Iwasaki	N/A	N/A
7956361	12/2010	Iwasaki	N/A	N/A
8154024	12/2011	Iwasaki	N/A	N/A
8223104	12/2011	Nagatsuka et al.	N/A	N/A
8391060	12/2012	Kato	N/A	N/A
8436342	12/2012	Park et al.	N/A	N/A
8513662	12/2012	Yabuta et al.	N/A	N/A
8530246	12/2012	Ofuji et al.	N/A	N/A
8743030	12/2013	Shishido	N/A	N/A
8963517	12/2014	Yamazaki et al.	N/A	N/A
9709835	12/2016	Hohshi et al.	N/A	N/A
9740241	12/2016	Yamazaki et al.	N/A	N/A
12001241	12/2023	Yamazaki	N/A	G06F 1/1635
2001/0046027	12/2000	Tai et al.	N/A	N/A
2002/0056838	12/2001	Ogawa	N/A	N/A
2002/0067323	12/2001	Bird	345/87	G09G 3/3651
2002/0132454	12/2001	Ohtsu et al.	N/A	N/A
2003/0052336	12/2002	Yamazaki et al.	N/A	N/A
2003/0080932	12/2002	Konno et al.	N/A	N/A
2003/0111677	12/2002	Miyake	257/236	G09G 3/3677
2003/0164522	12/2002	Kato	257/E27.111	H10D 86/00
2003/0189401	12/2002	Kido et al.	N/A	N/A
2003/0218222	12/2002	Wager, III et al.	N/A	N/A
2004/0038446	12/2003	Takeda et al.	N/A	N/A
2004/0127038	12/2003	Carcia et al.	N/A	N/A
2005/0017302	12/2004	Hoffman	N/A	N/A
2005/0099328	12/2004	Kasai	341/144	G09G 3/325
2005/0199959	12/2004	Chiang et al.	N/A	N/A
2005/0285823	12/2004	Kimura	345/76	G09G 3/3291

2006/0033104	12/2005	Nakazaki. et al.	N/A	N/A
2006/0035452	12/2005	Carcia et al.	N/A	N/A
2006/0043377	12/2005	Hoffman et al.	N/A	N/A
2006/0091793	12/2005	Baude et al.	N/A	N/A
2006/0108529	12/2005	Saito et al.	N/A	N/A
2006/0108636	12/2005	Sano et al.	N/A	N/A
2006/0110867	12/2005	Yabuta et al.	N/A	N/A
2006/0113536	12/2005	Kumomi et al.	N/A	N/A
2006/0113539	12/2005	Sano et al.	N/A	N/A
2006/0113549	12/2005	Den et al.	N/A	N/A
2006/0113565	12/2005	Abe et al.	N/A	N/A
2006/0169973	12/2005	Isa et al.	N/A	N/A
2006/0170111	12/2005	Isa et al.	N/A	N/A
2006/0197092	12/2005	Hoffman et al.	N/A	N/A
2006/0208977	12/2005	Kimura	N/A	N/A
2006/0228974	12/2005	Thelss et al.	N/A	N/A
2006/0231882	12/2005	Kim et al.	N/A	N/A
2006/0238135	12/2005	Kimura	N/A	N/A
2006/0244107	12/2005	Sugihara et al.	N/A	N/A
2006/0284171	12/2005	Levy et al.	N/A	N/A
2006/0284172	12/2005	Ishii	N/A	N/A
2006/0292777	12/2005	Dunbar	N/A	N/A
2007/0024187	12/2006	Shin et al.	N/A	N/A
2007/0046191	12/2006	Saito	N/A	N/A
2007/0052025	12/2006	Yabuta	N/A	N/A
2007/0054507	12/2006	Kaji et al.	N/A	N/A
2007/0090365	12/2006	Hayashi et al.	N/A	N/A
2007/0108446	12/2006	Akimoto	N/A	N/A
2007/0152217	12/2006	Lai et al.	N/A	N/A
2007/0172591	12/2006	Seo et al.	N/A	N/A
2007/0187678	12/2006	Hirao et al.	N/A	N/A
2007/0187760	12/2006	Furuta et al.	N/A	N/A
2007/0194379	12/2006	Hosono et al.	N/A	N/A
2007/0252928	12/2006	Ito et al.	N/A	N/A
2007/0272922	12/2006	Kim et al.	N/A	N/A
2007/0287296	12/2006	Chang	N/A	N/A
2008/0006877	12/2007	Mardilovich et al.	N/A	N/A
2008/0038882	12/2007	Takechi et al.	N/A	N/A
2008/0038929	12/2007	Chang	N/A	N/A
2008/0050595	12/2007	Nakagawara et al.	N/A	N/A
2008/0073653	12/2007	Iwasaki	N/A	N/A
2008/0083950	12/2007	Pan et al.	N/A	N/A
2008/0093595	12/2007	Song et al.	N/A	N/A
2008/0106191	12/2007	Kawase	N/A	N/A
2008/0128689	12/2007	Lee et al.	N/A	N/A
2008/0129195	12/2007	Ishizaki et al.	N/A	N/A
2008/0158217	12/2007	Hata et al.	N/A	N/A
2008/0166834	12/2007	Kim et al.	N/A	N/A

2008/0182358	12/2007	Cowdery- Corvan et al.	N/A	N/A
2008/0211800	12/2007	Arasawa et al.	N/A	N/A
2008/0224133	12/2007	Park et al.	N/A	N/A
2008/0252254	12/2007	Osada	N/A	N/A
2008/0254569	12/2007	Hoffman et al.	N/A	N/A
2008/0258139	12/2007	Ito et al.	N/A	N/A
2008/0258140	12/2007	Lee et al.	N/A	N/A
2008/0258141	12/2007	Park et al.	N/A	N/A
2008/0258143	12/2007	Kim et al.	N/A	N/A
2008/0296568	12/2007	Ryu et al.	N/A	N/A
2009/0045397	12/2008	Iwasaki	N/A	N/A
2009/0054110	12/2008	Tseng	N/A	N/A
2009/0068773	12/2008	Lai et al.	N/A	N/A
2009/0072232	12/2008	Hayashi et al.	N/A	N/A
2009/0073325	12/2008	Kuwabara et al.	N/A	N/A
2009/0114910	12/2008	Chang	N/A	N/A
2009/0128086	12/2008	Lee	N/A	N/A
2009/0134399	12/2008	Sakakura et al.	N/A	N/A
2009/0152506	12/2008	Umeda et al.	N/A	N/A
2009/0152541	12/2008	Maekawa et al.	N/A	N/A
2009/0152607	12/2008	Tanaka et al.	N/A	N/A
2009/0159946	12/2008	Huang et al.	N/A	N/A
2009/0179833	12/2008	Honda	N/A	N/A
2009/0194769	12/2008	Hiramatsu et al.	N/A	N/A
2009/0278122	12/2008	Hosono et al.	N/A	N/A
2009/0280600	12/2008	Hosono et al.	N/A	N/A
2009/0298553	12/2008	Ungari et al.	N/A	N/A
2010/0065844	12/2009	Tokunaga	N/A	N/A
2010/0092800	12/2009	Itagaki et al.	N/A	N/A
2010/0109002	12/2009	Itagaki et al.	N/A	N/A
2010/0148171	12/2009	Hayashi et al.	N/A	N/A
2010/0149138	12/2009	Lee et al.	N/A	N/A
2010/0276689	12/2009	Iwasaki	N/A	N/A
2010/0279462	12/2009	Iwasaki	N/A	N/A
2012/0223874	12/2011	Honda	N/A	N/A

FOREIGN PATENT DOCUMENTS

Patent No.	Application Date	Country	CPC
002896646	12/2006	CN	N/A
1737044	12/2005	EP	N/A
1764770	12/2006	EP	N/A
2207206	12/2009	EP	N/A
2226847	12/2009	EP	N/A
2339639	12/2010	EP	N/A
2816607	12/2013	EP	N/A
60-198861	12/1984	JP	N/A
62-230043	12/1986	JP	N/A
63-210022	12/1987	JP	N/A

63-210023	12/1987	JP	N/A
63-210024	12/1987	JP	N/A
63-215519	12/1987	JP	N/A
63-239117	12/1987	JP	N/A
63-265818	12/1987	JP	N/A
05-251705	12/1992	JP	N/A
08-264794	12/1995	JP	N/A
09-063655	12/1996	JP	N/A
11-505377	12/1998	JP	N/A
2000-044236	12/1999	JP	N/A
2000-150900	12/1999	JP	N/A
2000-323670	12/1999	JP	N/A
2001-197674	12/2000	JP	N/A
2001-305577	12/2000	JP	N/A
2002-043447	12/2001	JP	N/A
2002-076356	12/2001	JP	N/A
2002-093924	12/2001	JP	N/A
2002-197856	12/2001	JP	N/A
2002-289859	12/2001	JP	N/A
2002-368226	12/2001	JP	N/A
2003-086000	12/2002	JP	N/A
2003-086808	12/2002	JP	N/A
2004-103957	12/2003	JP	N/A
2004-273614	12/2003	JP	N/A
2004-273732	12/2003	JP	N/A
2006-018132	12/2005	JP	N/A
2007-096055	12/2006	JP	N/A
2007-103918	12/2006	JP	N/A
2007-147871	12/2006	JP	N/A
2008-072269	12/2007	JP	N/A
2008-077554	12/2007	JP	N/A
2008-085048	12/2007	JP	N/A
2008-103732	12/2007	JP	N/A
2008-141940	12/2007	JP	N/A
2008-164794	12/2007	JP	N/A
2008-181108	12/2007	JP	N/A
4137394	12/2007	JP	N/A
2009-152235	12/2008	JP	N/A
2009-165226	12/2008	JP	N/A
2009-276387	12/2008	JP	N/A
2009-277702	12/2008	JP	N/A
2010-003910	12/2009	JP	N/A
2010-161327	12/2009	JP	N/A
2006-0106632	12/2005	KR	N/A
2007-0032218	12/2006	KR	N/A
2009-0078752	12/2008	KR	N/A
WO-2004/114391	12/2003	WO	N/A
WO-2007/029844	12/2006	WO	N/A
WO-2009/139482	12/2008	WO	N/A
WO-2009/139483	12/2008	WO	N/A

OTHER PUBLICATIONS

Coates.D et al., “Optical Studies of the Amorphous Liquid-Cholesteric Liquid Crystal Transition: the “Blue Phase””, Physics Letters, Sep. 10, 1973, vol. 45A, No. 2, pp. 115-116. cited by applicant

Meiboom.S et al., “Theory of the Blue Phase of Cholesteric Liquid Crystals”, Phys. Rev. Lett. (Physical Review Letters), May 4, 1981, vol. 46, No. 18, pp. 1216-1219. cited by applicant

Costello.M et al., “Electron Microscopy of a Cholesteric Liquid Crystal and Its Blue Phase”, Phys. Rev. A (Physical Review. A), May 1, 1984, vol. 29, No. 5, pp. 2957-2959. cited by applicant

Kimizuka.N et al., “Spinel, YbFe₂O₄, and Yb₂Fe₃O₇ Types of Structures for Compounds in the In₂O₃ and SC₂O₃—A₂O₃—BO Systems [A; Fe, Ga, or Al; B: Mg, Mn, Fe, Ni, Cu, or Zn] at Temperatures Over 1000° C.”, Journal of Solid State Chemistry, 1985, vol. 60, pp. 382-384, Elsevier. cited by applicant

Nakamura.M et al., “The phase relations in the In₂O₃—Ga₂ZnO₄—ZnO system at 1350° C.”, Journal of Solid State Chemistry, Aug. 1, 1991, vol. 93, No. 2, pp. 298-315, Elsevier. cited by applicant

Kitzerow.H et al., “Observation of Blue Phases in Chiral Networks”, Liquid Crystals, 1993, vol. 14, No. 3, pp. 911-916. cited by applicant

Kimizuka.N et al., “Syntheses and Single-Crystal Data of Homologous Compounds, In₂O₃(ZnO)_m (m = 3, 4, and 5), InGaO₃(ZnO)₃, and Ga₂O₃(ZnO)_m (m = 7, 8, 9, and 16) in the In₂O₃—ZnGa₂O₄—ZnO System”, Journal of Solid State Chemistry, Apr. 1, 1995, vol. 116, No. 1, pp. 170-178, Elsevier. cited by applicant

Chern.H et al., “An Analytical Model for the Above-Threshold Characteristics of Polysilicon Thin-Film Transistors”, IEEE Transactions on Electron Devices, Jul. 1, 1995, vol. 42, No. 7, pp. 1240-1246. cited by applicant

Prins.M et al., “A Ferroelectric Transparent Thin-Film Transistor”, Appl. Phys. Lett. (Applied Physics Letters) , Jun. 17, 1996, vol. 68, No. 25, pp. 3650-3652. cited by applicant

Li.C et al., “Modulated Structures of Homologous Compounds InMO₃(ZnO)_m (M=In,Ga; m=Integer) Described by Four-Dimensional Superspace Group”, Journal of Solid State Chemistry, 1998, vol. 139, pp. 347-355, Elsevier. cited by applicant

Kikuchi.H et al., “Polymer-Stabilized Liquid Crystal Blue Phases”, Nature Materials, Sep. 2, 2002, vol. 1, pp. 64-68. cited by applicant

Tsuda.K et al., “Ultra Low Power Consumption Technologies for Mobile TFT-LCDs ”, IDW '02 : Proceedings of the 9th International Display Workshops, Dec. 4, 2002, pp. 295-298. cited by applicant

Nomura.K et al., “Thin-Film Transistor Fabricated in Single-Crystalline Transparent Oxide Semiconductor”, Science, May 23, 2003, vol. 300, No. 5623, pp. 1269-1272. cited by applicant

Ikeda.T et al., “Full-Functional System Liquid Crystal Display Using Cg-Silicon Technology”, SID Digest '04 : SID International Symposium Digest of Technical Papers, 2004, vol. 35, pp. 860-863. cited by applicant

Nomura.K et al., “Room-Temperature Fabrication of Transparent Flexible Thin-Film Transistors Using Amorphous Oxide Semiconductors”, Nature, Nov. 25, 2004, vol. 432, pp. 488-492. cited by applicant

Dembo.H et al., “RFCPUS on Glass and Plastic Substrates Fabricated by TFT Transfer Technology”, IEDM 05: Technical Digest of International Electron Devices Meeting, Dec. 5, 2005, pp. 1067-1069. cited by applicant

Kanno.H et al., “White Stacked Electrophosphorescent Organic Light-Emitting Devices Employing MOO₃ as a Charge-Generation Layer”, Adv. Mater. (Advanced Materials), 2006, vol. 18, No. 3, pp. 339-342. cited by applicant

Lee.H et al., "Current Status of, Challenges to, and Perspective View of AM-OLED", IDW '06 : Proceedings of the 13th International Display Workshops, Dec. 7, 2006, pp. 663-666. cited by applicant

Hosono.H, "68.3:Invited Paper:Transparent Amorphous Oxide Semiconductors for High Performance TFT", SID Digest '07 : SID International Symposium Digest of Technical Papers, 2007, vol. 38, pp. 1830-1833. cited by applicant

Hirao.T et al., "Novel Top-Gate Zinc Oxide Thin-Film Transistors (ZnO TFTS) for AMLCDS", J. Soc. Inf. Display (Journal of the Society for Information Display), 2007, vol. 15, No. 1, pp. 17-22. cited by applicant

Park.S et al., "Challenge to Future Displays: Transparent AM-OLED Driven by Peald Grown ZnO TFT", IMID '07 Digest, 2007, pp. 1249-1252. cited by applicant

Kikuchi.H et al., "62.2:Invited Paper:Fast Electro-Optical Switching in Polymer-Stabilized Liquid Crystalline Blue Phases for Display Application", SID Digest '07 : SID International Symposium Digest of Technical Papers, 2007, vol. 38, pp. 1737-1740. cited by applicant

Miyasaka.M, "Suftla Flexible Microelectronics on Their Way to Business", SID Digest '07 : SID International Symposium Digest of Technical Papers, 2007, vol. 38, pp. 1673-1676. cited by applicant

Kurokawa.Y et al., "UHF RFCPUS on Flexible and Glass Substrates for Secure RFID Systems", Journal of Solid-State Circuits , 2008, vol. 43, No. 1, pp. 292-299. cited by applicant

Jeong.J et al., "3.1: Distinguished Paper: 12.1-Inch WXGA AMOLED Display Driven by Indium-Gallium-Zinc Oxide TFTs Array", SID Digest '08 : SID International Symposium Digest of Technical Papers, May 20, 2008, vol. 39, No. 1, pp. 1-4. cited by applicant

Lee.J et al., "World's Largest (15-Inch) XGA AMLCD Panel Using IGZO Oxide TFT", SID Digest '08 : SID International Symposium Digest of Technical Papers, May 20, 2008, vol. 39, pp. 625-628. cited by applicant

Park.J et al., "Amorphous Indium-Gallium-Zinc Oxide TFTs and Their Application for Large Size AMOLED", AM-FPD '08 Digest of Technical Papers, Jul. 2, 2008, pp. 275-278. cited by applicant

Takahashi.M et al., "Theoretical Analysis of IGZO Transparent Amorphous Oxide Semiconductor", IDW '08 : Proceedings of the 15th International Display Workshops, Dec. 3, 2008, pp. 1637-1640. cited by applicant

Sakata.J et al., "Development of 4.0-In. AMOLED Display With Driver Circuit Using Amorphous In—Ga—Zn-Oxide TFTs", IDW '09 : Proceedings of the 16th International Display Workshops, 2009, pp. 689-692. cited by applicant

Asaoka.Y et al., "29.1:Polarizer-Free Reflective LCD Combined With Ultra Low-Power Driving Technology", SID Digest '09 : SID International Symposium Digest of Technical Papers, May 31, 2009, pp. 395-398. cited by applicant

Nowatari.H et al., "60.2: Intermediate Connector With Suppressed Voltage Loss for White Tandem OLEDs", SID Digest '09 : SID International Symposium Digest of Technical Papers, May 31, 2009, vol. 40, pp. 899-902. cited by applicant

Jin.D et al., "65.2:Distinguished Paper: World-Largest (6.5") Flexible Full Color Top Emission AMOLED Display on Plastic Film and Its Bending Properties", SID Digest '09 : SID International Symposium Digest of Technical Papers, May 31, 2009, pp. 983-985. cited by applicant

Lee.M et al., "15.4:Excellent Performance of Indium-Oxide-Based Thin-Film Transistors by DC Sputtering", SID Digest '09 : SID International Symposium Digest of Technical Papers, May 31, 2009, pp. 191-193. cited by applicant

Cho.D et al., "21.2:Al and Sn-Doped Zinc Indium Oxide Thin Film Transistors for AMOLED Back-Plane", SID Digest '09 : SID International Symposium Digest of Technical Papers, May 31, 2009, pp. 280-283. cited by applicant

Kikuchi.H et al., "39.1:Invited Paper:Optically Isotropic Nano-Structured Liquid Crystal Composites for Display Applications", SID Digest '09 : SID International Symposium Digest of

Technical Papers, May 31, 2009, pp. 578-581. cited by applicant

Osada.T et al., "15.2: Development of Driver-Integrated Panel using Amorphous In—Ga—Zn-Oxide TFT", SID Digest '09 : SID International Symposium Digest of Technical Papers, May 31, 2009, vol. 40, pp. 184-187. cited by applicant

Ohara.H et al., "21.3:4.0 In. QVGA AMOLED Display Using In—Ga—Zn-Oxide TFTs With a Novel Passivation Layer", SID Digest '09 : SID International Symposium Digest of Technical Papers, May 31, 2009, pp. 284-287. cited by applicant

Godo.H et al., "P-9:Numerical Analysis on Temperature Dependence of Characteristics of Amorphous In—Ga—Zn-Oxide TFT", SID Digest '09 : SID International Symposium Digest of Technical Papers, May 31, 2009, pp. 1110-1112. cited by applicant

Osada.T et al., "Development of Driver-Integrated Panel Using Amorphous In—Ga—Zn-Oxide TFT", AM-FPD '09 Digest of Technical Papers, Jul. 1, 2009, pp. 33-36. cited by applicant

Godo.H et al., "Temperature Dependence of Characteristics and Electronic Structure for Amorphous In—Ga—Zn-Oxide TFT", AM-FPD '09 Digest of Technical Papers, Jul. 1, 2009, pp. 41-44. cited by applicant

Ohara.H et al., "Amorphous In—Ga—Zn-Oxide TFTs with Suppressed Variation for 4.0 inch QVGA AMOLED Display", AM-FPD '09 Digest of Technical Papers, Jul. 1, 2009, pp. 227-230, The Japan Society of Applied Physics. cited by applicant

Park.J et al., "High performance amorphous oxide thin film transistors with self-aligned top-gate structure", IEDM 09: Technical Digest of International Electron Devices Meeting, Dec. 7, 2009, pp. 191-194. cited by applicant

Nakamura.M, "Synthesis of Homologous Compound with New Long-Period Structure", NIRIM Newsletter, Mar. 1, 1995, vol. 150, pp. 1-4. cited by applicant

Hosono.H et al., "Working hypothesis to explore novel wide band gap electrically conducting amorphous oxides and examples", J. Non-Cryst. Solids (Journal of Non-Crystalline Solids), 1996, vol. 198-200, pp. 165-169. cited by applicant

Orita.M et al., "Mechanism of Electrical Conductivity of Transparent InGaZnO₄", Phys. Rev. B (Physical Review. B), Jan. 15, 2000, vol. 61, No. 3, pp. 1811-1816. cited by applicant

Van de Walle.C, "Hydrogen as a Cause of Doping in Zinc Oxide", Phys. Rev. Lett. (Physical Review Letters), Jul. 31, 2000, vol. 85, No. 5, pp. 1012-1015. cited by applicant

Orita.M et al., "Amorphous transparent conductive oxide InGaO₃(ZnO)_m (m<4):a Zn_{4s} conductor", Philosophical Magazine, 2001, vol. 81, No. 5, pp. 501-515. cited by applicant

Janotti.A et al., "Oxygen Vacancies in ZnO", Appl. Phys. Lett. (Applied Physics Letters) , 2005, vol. 87, pp. 122102-1-122102-3. cited by applicant

Clark.S et al., "First Principles Methods Using CASTEP", Zeitschrift fur Kristallographie, 2005, vol. 220, pp. 567-570. cited by applicant

Nomura.K et al., "Amorphous Oxide Semiconductors for High-Performance Flexible Thin- Film Transistors", Jpn. J. Appl. Phys. (Japanese Journal of Applied Physics) , 2006, vol. 45, No. 5B, pp. 4303-4308. cited by applicant

Janotti.A et al., "Native Point Defects in ZnO", Phys. Rev. B (Physical Review. B), Oct. 4, 2007, vol. 76, No. 16, pp. 165202-1-165202-22. cited by applicant

Lany.S et al., "Dopability, Intrinsic Conductivity, and Nonstoichiometry of Transparent Conducting Oxides", Phys. Rev. Lett. (Physical Review Letters), Jan. 26, 2007, vol. 98, pp. 045501-1-045501-4. cited by applicant

Park.J et al., "Improvements in the Device Characteristics of Amorphous Indium Gallium Zinc Oxide Thin-Film Transistors by Ar Plasma Treatment", Appl. Phys. Lett. (Applied Physics Letters) , Jun. 26, 2007, vol. 90, No. 26, pp. 262106-1-262106-3. cited by applicant

Park.J et al., "Electronic Transport Properties of Amorphous Indium-Gallium-Zinc Oxide Semiconductor Upon Exposure to Water", Appl. Phys. Lett. (Applied Physics Letters) 2008, vol. 92, pp. 072104-1-072104-3. cited by applicant

Hsieh.H et al., “P-29: Modeling of Amorphous Oxide Semiconductor Thin Film Transistors and Subgap Density of States”, SID Digest '08 : SID International Symposium Digest of Technical Papers, May 20, 2008, vol. 39, pp. 1277-1280. cited by applicant

Oba.F et al., “Defect energetics in ZnO: A hybrid Hartree-Fock density functional study”, Phys. Rev. B (Physical Review. B), 2008, vol. 77, pp. 245202-1-245202-6. cited by applicant

Kim.S et al., “High-Performance oxide thin film transistors passivated by various gas plasmas”, 214th ECS Meeting, 2008, No. 2317, ECS. cited by applicant

Hayashi.R et al., “42.1: Invited Paper: Improved Amorphous In—Ga—Zn—O TFTs”, SID Digest '08 : SID International Symposium Digest of Technical Papers, May 20, 2008, vol. 39, pp. 621-624. cited by applicant

Son.K et al., “42.4L: Late-News Paper: 4 Inch QVGA AMOLED Driven By the Threshold Voltage Controlled Amorphous GIZO (Ga₂O₃—In₂O₃—ZnO) TFT”, SID Digest '08 : SID International Symposium Digest of Technical Papers, May 20, 2008, vol. 39, pp. 633-636. cited by applicant

Park.S et al., “42.3: Transparent ZnO Thin Film Transistor for the Application of High Aperture Ratio Bottom Emission AM-OLED Display”, SID Digest '08 : SID International Symposium Digest of Technical Papers, May 20, 2008, vol. 39, pp. 629-632. cited by applicant

Fung.T et al., “2-D Numerical Simulation of High Performance Amorphous In—Ga—Zn—O TFTs for Flat Panel Displays”, AM-FPD '08 Digest of Technical Papers, Jul. 2, 2008, pp. 251-252, The Japan Society of Applied Physics. cited by applicant

Mo.Y et al., “Amorphous Oxide TFT Backplanes for Large Size AMOLED Displays”, IDW '08 : Proceedings of the 6th International Display Workshops, Dec. 3, 2008, pp. 581-584. cited by applicant

Asakuma.N et al., “Crystallization and Reduction of Sol-Gel-Derived Zinc Oxide Films by Irradiation With Ultraviolet Lamp”, Journal of Sol-Gel Science and Technology, 2003, vol. 26, pp. 181-184. cited by applicant

Fortunato.E et al., “Wide-Bandgap High-Mobility ZnO Thin-Film Transistors Produced at Room Temperature”, Appl. Phys. Lett. (Applied Physics Letters) , Sep. 27, 2004, vol. 85, No. 13, pp. 2541-2543. cited by applicant

Masuda.S et al., “Transparent thin film transistors using ZnO as an active channel layer and their electrical properties”, J. Appl. Phys. (Journal of Applied Physics) , Feb. 1, 2003, vol. 93, No. 3, pp. 1624-1630. cited by applicant

Oh.M et al., “Improving the Gate Stability of ZnO Thin-Film Transistors With Aluminum Oxide Dielectric Layers”, J. Electrochem. Soc. (Journal of the Electrochemical Society), 2008, vol. 155, No. 12, pp. H1009-H1014. cited by applicant

Park.J et al., “Dry etching of ZnO films and plasma-induced damage to optical properties”, J. Vac. Sci. Technol. B (Journal of Vacuum Science & Technology B), Mar. 1, 2003, vol. 21, No. 2, pp. 800-803. cited by applicant

Ueno.K et al., “Field-Effect Transistor on SrTiO₃ With Sputtered Al₂O₃ Gate Insulator”, Appl. Phys. Lett. (Applied Physics Letters) , Sep. 1, 2003, vol. 83, No. 9, pp. 1755-1757. cited by applicant

Nomura.K et al., “Carrier transport in transparent oxide semiconductor with intrinsic structural randomness probed using single-crystalline InGaO₃(ZnO)₅ films”, Appl. Phys. Lett. (Applied Physics Letters) , Sep. 13, 2004, vol. 85, No. 11, pp. 1993-1995. cited by applicant

International Search Report (Application No. PCT/JP2010/073890) Dated Apr. 12, 2011. cited by applicant

Written Opinion (Application No. PCT/JP2010/073890) Dated Apr. 12, 2011. cited by applicant

Kim.W et al., “An Experimental High-Density DRAM Cell with a Built-in Gain Stage”, IEEE Journal of Solid-State Circuits, Aug. 1, 1994, vol. 29, No. 8, pp. 978-981. cited by applicant

Shukuri.S et al., “A Complementary Gain Cell Technology for sub-1 V Supply DRAMs”, IEDM 92: Technical Digest of International Electron Devices Meeting, Dec. 13, 1992, pp. 1006-1008.

cited by applicant

Ishii.T et al., “A Poly-Silicon TFT With a Sub-5-nm Thick Channel for Low-Power Gain Cell Memory in Mobile Applications”, IEEE Transactions on Electron Devices, Nov. 1, 2004, vol. 51, No. 11, pp. 1805-1810. cited by applicant

Shukuri.S et al., “A Semi-Static Complementary Gain Cell Technology for Sub-1 V Supply DRAM's”, IEEE Transactions on Electron Devices, Jun. 1, 1994, vol. 41, No. 6, pp. 926-931. cited by applicant

Taiwanese Office Action (Application No. 104106255) Dated May 19, 2016. cited by applicant

Godo.H et al., “Temperature Dependence of Transistor Characteristics and Electronic Structure for Amorphous In—Ga—Zn-Oxide Thin Film Transistor”, Jpn. J. Appl. Phys. (Japanese Journal of Applied Physics) , Mar. 1, 2010, vol. 49, No. 3, pp. 03CB04-1-03CB04-6, The Japan Society of Applied Physics. cited by applicant

Korean Office Action (Application No. 2017-7030095) Dated Jan. 19, 2018. cited by applicant

Primary Examiner: Sherwin; Ryan W

Background/Summary

BACKGROUND OF THE INVENTION

1. Field of the Invention

(1) The technical field of the present invention relates to a portable electronic device capable of contactless charge.

2. Description of the Related Art

(2) Portable electronic devices such as e-book readers that enable reading by displaying computerized book data on a display have been spread. Such devices are assumed to be used portably, and can be driven by batteries incorporated in main bodies. Therefore, these devices are preferably supplied with electric power by using an external power supply device.

(3) In Patent Document 1, an e-book reader supplied with power supply voltage by using an AC adapter is suggested.

(4) In Patent Document 2, a display device is suggested. The display device includes a display portion, a console portion for operation and input from external, an antenna portion for transmitting and receiving a wireless signal, a controller portion for controlling a signal that is input in the console portion and a signal that is transmitted and received by the antenna portion, and a battery portion for converting a wireless signal received by the antenna portion into electric power and for storing it as electric power for driving the display portion.

REFERENCE

Patent Document

(5) [Patent Document 1] Japanese Published Patent Application No. 2007-147871 [Patent Document 2] Japanese Published Patent Application No. 2008-181108

SUMMARY OF THE INVENTION

(6) In order to supply power supply voltage from an AC adapter, a contact such as a metal electrode needs to be provided on a portable electronic device side. The contact needs durability. In addition, it is necessary to take measures against contact failure or generation of leakage due to short circuit, moisture, or the like.

(7) In addition, in order that a portable electronic device can operate even when electric power supplied through contactless charge by electromagnetic induction is low, power consumption of the portable electronic device needs to be reduced.

- (8) An object of one embodiment of the present invention is to provide a portable electronic device that can operate even when electric power supplied through contactless charge by electromagnetic induction is low.
- (9) One embodiment of the present invention is a portable electronic device including a reflective liquid crystal display, a power source portion, and a signal processing portion. The reflective liquid crystal display includes a transistor including an oxide semiconductor, the power source portion includes a rechargeable battery capable of charge by contactless charge, and the signal processing portion includes a nonvolatile semiconductor memory device.
- (10) Another embodiment of the present invention is a portable electronic device including a reflective liquid crystal display, a power source portion, and a nonvolatile semiconductor memory device. The reflective liquid crystal display includes a first transistor including a first oxide semiconductor, the power source portion includes a rechargeable battery capable of charge by contactless charge, and the nonvolatile semiconductor memory device includes a second transistor, a third transistor, and a capacitor. A first terminal of the second transistor is electrically connected to a first wiring, a second terminal of the second transistor is electrically connected to a second wiring, and a gate of the second transistor is electrically connected to a first terminal of the third transistor and one electrode of the capacitor. A second terminal of the third transistor is electrically connected to a third wiring, and a gate of the third transistor is electrically connected to a fourth wiring. The other electrode of the capacitor is electrically connected to a fifth wiring.
- (11) The third transistor may be a transistor including a second oxide semiconductor. The second oxide semiconductor may be the same as the first oxide semiconductor or different from the first oxide semiconductor.
- (12) Electric power stored in the rechargeable battery may be used in the reflective liquid crystal display and the signal processing portion.
- (13) The power source portion may include a solar cell.
- (14) The oxide semiconductor is intrinsic or substantially intrinsic, and the off-state current per unit channel width of a transistor is lower than or equal to $100 \text{ aA}/\mu\text{m}$ ("a" is $10^{\text{sup.}-18}$), preferably lower than or equal to $1 \text{ aA}/\mu\text{m}$, more preferably lower than or equal to $1 \text{ zA}/\mu\text{m}$ ("z" is $10^{\text{sup.}-21}$) at room temperature. Note that in this specification, "intrinsic" means the state of a semiconductor with a carrier concentration of lower than $1 \times 10^{12}/\text{cm}^3$, and "substantially intrinsic" means the state of a semiconductor with a carrier concentration of higher than or equal to $1 \times 10^{12}/\text{cm}^3$ and lower than $1 \times 10^{14}/\text{cm}^3$.
- (15) Since contactless charge can be performed, a contact such as a metal terminal on a portable electronic device side does not need to be provided. In addition, a portable electronic device that can operate even when electric power supplied through contactless charge by electromagnetic induction is low can be provided.
-

Description

BRIEF DESCRIPTION OF THE DRAWINGS

- (1) FIG. 1 is a block diagram of a portable electronic device.
- (2) FIG. 2 is a drawing of a structure example of the portable electronic device and a battery charger.
- (3) FIG. 3 is a diagram of an example of a circuit structure of a nonvolatile semiconductor memory device.
- (4) FIGS. 4A and 4B are schematic views of an example of a display panel of a liquid crystal display device, and FIG. 4C is a chart of an example of a method for driving the display panel.
- (5) FIG. 5 is a block diagram of a portable electronic device.
- (6) FIG. 6 is a diagram of a connection relation between an antenna, a solar cell, and a rechargeable

battery.

(7) FIG. 7 is a drawing of a structure example of the portable electronic device.

(8) FIGS. 8A and 8B are drawings of a structure example of a transistor.

(9) FIGS. 9A to 9E are drawings showing an example of a method for manufacturing the transistor.

(10) FIG. 10 is a graph showing electric characteristics of transistors.

DETAILED DESCRIPTION OF THE INVENTION

(11) Embodiments of the invention disclosed herein will be described below with reference to the drawings. Note that the invention is not limited to the following description, and those skilled in the art can easily understand that modes and details of the invention can be changed in various ways without departing from the purpose and the scope of the invention. Accordingly, the invention should not be interpreted as being limited to the following description of the embodiments.

Embodiment 1

(12) In this embodiment, a structure of hardware of a portable electronic device of this embodiment is described with reference to FIG. 1, FIG. 2, FIG. 3, and FIGS. 4A to 4C.

(13) FIG. 1 is the block diagram of the portable electronic device of this embodiment. A portable electronic device 1 includes a display 10, a power source portion 20, and a signal processing portion 30. Note that an example in which the portable electronic device 1 is used as an e-book reader (also referred to as an e-book terminal device) is described below.

(14) (Power Source Portion 20)

(15) The power source portion 20 includes an antenna 21, a rectifier circuit 22, a rechargeable battery 23, and a DC-DC converter 24.

(16) (Antenna 21)

(17) The antenna 21 is a power-receiving coil for contactless charge.

(18) In FIG. 2, a structure example of the portable electronic device and a battery charger are illustrated. As illustrated in FIG. 2, the portable electronic device 1 includes the antenna 21, and a battery charger 40 includes a power-sending coil 41. The contactless charge is performed by contactless transmission of electric power by electromagnetic induction between the coils, and a metal terminal is not provided between the coils.

(19) The contactless charge does not need a contact such as a metal terminal for charging between the portable electronic device 1 and the battery charger 40. Therefore, there is no contact failure. Alternatively, leakage or the like due to short circuit, moisture, or the like hardly occurs.

(20) (Rectifier Circuit 22)

(21) Electric power received by the antenna 21 is rectified in the rectifier circuit 22 and is stored in the rechargeable battery 23.

(22) (Rechargeable Battery 23)

(23) The rechargeable battery 23 is a capacitor that can store electricity by charging and can be used repeatedly as a battery. As the rechargeable battery 23, for example, a lithium ion battery, a lithium ion capacitor, or the like can be used. In addition, the rechargeable battery 23 includes a control circuit for preventing overcharge and overdischarge.

(24) (DC-DC Converter 24)

(25) Electric power stored in the rechargeable battery 23 is transmitted to the display 10 and the signal processing portion 30 via the DC-DC converter 24 and is used as power supply voltage therein.

(26) (Signal Processing Portion 30)

(27) The signal processing portion 30 includes an antenna 31, a down converter 32, a signal processing circuit 33, an NVM (a nonvolatile memory) 34, and a display controller 35.

(28) (Antenna 31)

(29) The antenna 31 transmits a request for starting download of computerized book data (referred to as “e-book data” below) which is selected by a user of the portable electronic device 1 to a server, and receives the e-book data sent from the server in response to the request.

(30) (Down Converter **32** and Signal Processing Circuit **33**)

(31) The e-book data received by the antenna **31** is down-converted in the down converter **32** and converted into a baseband signal. The baseband signal is processed in the signal processing circuit **33**.

(32) (NVM **34**)

(33) Since the amount of the e-book data received by the antenna **31** is larger than that of data for one screen of the display, the received data is stored in the NVM **34**.

(34) Here, an example of the structure of a circuit of a nonvolatile semiconductor memory device that can be applied to the NVM **34** is described with reference to FIG. **3**.

(35) A nonvolatile semiconductor memory device illustrated in FIG. **3** includes a transistor **71**, a transistor **72**, and a capacitor **73**.

(36) A transistor including a material other than an oxide semiconductor is suitable for the transistor **71**. Examples of the material other than the oxide semiconductor include single crystal silicon, crystalline silicon, and the like. The transistor including the material other than the oxide semiconductor can operate at high speed, so that data can be read from the nonvolatile semiconductor memory device at high speed.

(37) In contrast, a transistor including an oxide semiconductor is suitable for the transistor **72**. A transistor including an oxide semiconductor has a characteristic of extremely low off-state current. Thus, data stored in the nonvolatile semiconductor memory device can be retained for a long time. Therefore, refresh operation is unnecessary or performed less often, and power consumption of the nonvolatile semiconductor memory device can be reduced.

(38) A gate of the transistor **71** is connected to one of a source and a drain of the transistor **72**, a source of the transistor **71** is connected to a wiring **50** (a source line), and a drain of the transistor **71** is connected to a wiring **51** (a bit line). The other of the source and the drain of the transistor **72** is connected to a wiring **52** (a first signal line), and a gate of the transistor **72** is connected to a wiring **53** (a second signal line). In addition, one electrode of the capacitor **73** is connected to the gate of the transistor **71** and the one of the source and the drain of the transistor **72**, and the other electrode of the capacitor **73** is connected to a wiring **54** (a word line).

(39) Next, data write operation to the nonvolatile semiconductor memory device illustrated in FIG. **3** is described.

(40) First, voltage is applied to the gate of the transistor **72**, which is connected to the wiring **53**, so that the transistor **72** is turned on. As a result, the wiring **52** and the transistor **71** are brought into conduction, and voltage is applied to the gate of the transistor **71** and the capacitor **73**, so that data is written.

(41) After that, the transistor **72** is turned off, so that the voltage applied to the gate of the transistor **71** is held and the data is stored. At this time, when a voltage at which the transistor **71** is turned on is applied to the gate of the transistor **71**, the on state of the transistor **71** is held for a long time. In contrast, when a voltage at which the transistor **71** is turned off is applied to the gate of the transistor **71**, the off state of the transistor **71** is held for a long time.

(42) Next, data read operation from the nonvolatile semiconductor memory device illustrated in FIG. **3** is described.

(43) In the case of the on or off state of the transistor **71**, a constant voltage is applied to the wiring **50** and a read voltage is applied to the wiring **54**. As a result, in the case where the transistor **71** is on, the voltage of the wiring **51** varies. In contrast, in the case where the transistor **71** is off, the voltage of the wiring **51** does not vary. Therefore, by comparing the voltages between the wiring **50** and the wiring **51**, the data stored in the nonvolatile semiconductor memory device can be read.

(44) Data rewrite operation to the nonvolatile semiconductor memory device illustrated in FIG. **3** is similar to the data write operation.

(45) (Display Controller **35**)

(46) The display controller **35** transmits data whose content is to be displayed on the display **10**.

(47) Most of the e-book data is still-image data; thus, the data rewrite speed does not need to be very high. Accordingly, high-speed operation of the down converter **32**, the signal processing circuit **33**, the NVM **34**, and the display controller **35** is not required. Therefore, these circuits can be driven with a low voltage. Thus, even when electric power supplied through contactless charge by electromagnetic induction is low, the portable electric device **1** can operate.

(48) (Display **10**)

(49) The display **10** displays content of the e-book data. Note that with the use of a display that does not emit light by itself, such as a reflective liquid crystal display or an electrophoretic display, power consumption of the display **10** can be set to 10 mW or less. Thus, even when electric power supplied through contactless charge by electromagnetic induction is low, the portable electric device **1** can operate.

(50) Here, an example of a circuit structure that can be applied to a display is described with reference to FIGS. **4A** and **4B**.

(51) FIG. **4A** is a schematic view of an example of a display panel of a liquid crystal display device. A display panel **60** includes a pixel portion **61**, a gate signal line **62**, a gate signal line driver circuit **62D**, a data signal line **63**, a data signal line driver circuit **63D**, a pixel **64**, a common electrode **65**, a capacitor line **66**, and a terminal portion **67**.

(52) FIG. **4B** is a view of the pixel **64** illustrated in FIG. **4A**. The pixel **64** includes a transistor **75** including an oxide semiconductor, a liquid crystal element **76**, and a storage capacitor **77**.

(53) Next, an example of a method for driving the display panel is described with reference to FIG. **4C**.

(54) First, in order to write an image signal BK/W to the pixel, the transistor **75** is turned on, and a period T (hereinafter referred to as a “writing period T1”) during which a voltage based on the image signal is applied to a pixel electrode of the liquid crystal element **76** is provided. In the writing period T1, a driver circuit control signal is supplied to a driver circuit of the display **10** and the display controller **35**, so that these circuits operate.

(55) After the writing period T1, voltage V.sub.pix is generated in the pixel electrode of the liquid crystal element **76**. Then, the transistor **75** is turned off, so that the voltage V.sub.pix is held in the pixel electrode of the liquid crystal element **76**.

(56) In a subsequent period T2 (hereinafter referred to as a “holding period T2”) during which the voltage V.sub.pix is held in the pixel electrode of the liquid crystal element **76**, the image signal BK/W is not written. In addition, the driver circuit control signal is not supplied to the driver circuit of the display **10** and the display controller **35**, so that these circuits do not operate.

(57) The length of the holding period T2 varies depending on an off-state current I.sub.75 of the transistor **75** and a current I.sub.76 flowing through the liquid crystal element **76**. In order to prevent a screen flicker due to variation in these currents, refresh operation by which data displayed on the screen is rewritten at regular intervals is necessary.

(58) Note that the off-state current I.sub.75 of the transistor **75** including an oxide semiconductor is extremely low. Therefore, the length of the holding period T2 is dependent only on the current I.sub.76 flowing in the liquid crystal element **76**. Thus, the number of rewrite operation of data to be displayed on the screen can be approximately 1/1000 the number of general rewrite operation (60 times per second).

(59) As described above, in the holding period T2, the operation of the driver circuit of the display **10** and the display controller **35** can be stopped. Thus, power consumption of the display **10** and the display controller **35** can be approximately 1/1000 general power consumption.

(60) Next, the oxide semiconductor included in the transistor is described.

(61) Impurities such as hydrogen, moisture, hydroxyl group, or hydroxide (also referred to as a hydrogen compound) which serve as donors are intentionally removed from the oxide semiconductor included in the transistor, and then oxygen which is simultaneously reduced in the step of removing these impurities is supplied, so that the oxide semiconductor is highly purified

and becomes electrically i-type (intrinsic). This is for suppressing variation in electric characteristics of the transistor.

(62) Hydrogen contained in the oxide semiconductor is removed as much as possible; thus, the carrier density of the oxide semiconductor is less than $1 \times 10^{14}/\text{cm}^3$, preferably less than $1 \times 10^{12}/\text{cm}^3$, or more preferably less than $1 \times 10^{10}/\text{cm}^3$.

(63) In an oxide semiconductor, which is a wide band gap semiconductor, the density of the minority carrier is low and the minority carrier is difficult to be induced. Thus, in the transistor including the oxide semiconductor, tunnel current is difficult to be generated; consequently, off-state current is difficult to flow.

(64) In addition, impact ionization and avalanche breakdown are less likely to occur in the transistor including the oxide semiconductor, which is a wide band gap semiconductor. Therefore, the transistor including the oxide semiconductor has resistance to hot carrier deterioration. The hot carrier deterioration is mainly caused by an increase in the number of carriers due to avalanche breakdown and by injection of the carriers accelerated to high speed to the gate insulating film.

(65) Note that the “off-state current” in this specification means current flowing between a source and a drain of an n-channel transistor with positive threshold voltage (V_{th}) when a given gate voltage of higher than or equal to -20 V and lower than or equal to -5 V is applied at room temperature. Note also that “room temperature” is higher than or equal to 15°C . and lower than or equal to 25°C .

(66) The transistor including the oxide semiconductor disclosed in this specification has a current value per micrometer channel width ($1\ \mu\text{m}$) of $100\ \text{aA}/\mu\text{m}$ or less, preferably $1\ \text{aA}/\mu\text{m}$ or less, more preferably $10\ \text{zA}/\mu\text{m}$ or less at room temperature.

(67) As described above, by using an oxide semiconductor that is highly purified and becomes electrically i-type (intrinsic), a transistor with an extremely small off-state current value can be provided. A test element group (also referred to as a TEG) is manufactured and the measurement results of off-state current characteristics are described below.

(68) In the TEG, two hundred transistors each with $L/W=3\ \mu\text{m}/50\ \mu\text{m}$ (the thickness d was $30\ \text{nm}$) are connected in parallel to provide a transistor with $L/W=3\ \mu\text{m}/10000\ \mu\text{m}$. Note that W represents the channel width and L represents the channel length.

(69) FIG. 10 is a graph showing electric characteristics ($\log(I_{sd})-V_{sg}$) of the transistors provided in the TEG. In FIG. 10, the horizontal axis represents gate voltage V_{sg} [V], and the vertical axis represents drain current I_{sd} [A]. Note that the substrate temperature was room temperature, and the voltage V_{sd} between a source and a drain was either $1\ \text{V}$ (a dotted line in the graph) or $10\ \text{V}$ (a solid line in the graph). In the above condition, the voltage V_{sg} between the source and the gate was varied from $-20\ \text{V}$ to $+20\ \text{V}$, and transfer characteristics of the drain current I_{sd} were measured.

(70) As shown in FIG. 10, the off-state current value of the transistor with a channel width W of $10000\ \mu\text{m}$ was $1 \times 10^{-13}\ \text{A}$ or less when V_{sd} was $1\ \text{V}$ or $10\ \text{V}$. This value is less than or equal to the resolution ($100\ \text{fA}$) of a measurement device (a semiconductor parameter analyzer, Agilent 4156C manufactured by Agilent Technologies, Inc.). This off-state current value corresponds to $10\ \text{aA}/\mu\text{m}$ per micrometer channel width ($1\ \mu\text{m}$).

Embodiment 2

(71) In this embodiment, a structure of hardware of a portable electronic device which is different from the structure of hardware of the portable electronic device of Embodiment 1 is described with reference to FIG. 5, FIG. 6, and FIG. 7.

(72) FIG. 5 is a block diagram of the portable electronic device of this embodiment. A portable electronic device 2 has a structure in which a solar cell 25 is added to the power source portion 20 of the portable electronic device 1 illustrated in FIG. 1. With the structure including the solar cell 25, when the portable electronic device 2 is exposed to sunlight or illumination light, electricity can be stored in the rechargeable battery 23 with the use of the solar cell 25.

(73) In FIG. 6, a connection relation between the antenna, the solar cell, and the rechargeable battery are illustrated. Backflow prevention diodes are provided between the antenna **21** and the rechargeable battery **23** and between the solar cell **25** and the rechargeable battery **23**.

(74) A structure example of the portable electronic device including the solar cell is described with reference to FIG. 7.

(75) The portable electronic device **2** illustrated in FIG. 7 has a structure in which e-book data is displayed on the display **10** in the state where the portable electronic device **2** is open. Thus, when the solar cell **25** is provided so as to be exposed outside in the state where the portable electronic device **2** is open, the solar cell **25** can perform charge while the e-book data is displayed on the display **10**.

(76) A display that does not emit light by itself, such as a reflective liquid crystal display or an electrophoretic display, is particularly suitable for the display **10** because the solar cell **25** can perform charge.

Embodiment 3

(77) In this embodiment, a structure example of a transistor including an intrinsic or substantially intrinsic oxide semiconductor and an example of a manufacturing method thereof are described with reference to FIGS. 8A and 8B and FIGS. 9A to 9E.

(78) FIGS. 8A and 8B are an example of a plan structure and an example of a cross-sectional structure of a transistor. FIG. 8A is a plan view of a top gate transistor. FIG. 8B is a cross-sectional view of a portion taken along straight line C1-C2 in FIG. 8A.

(79) A transistor **410** includes, over a substrate **400**, an insulating layer **407**, an oxide semiconductor layer **412**, a first electrode **415a**, a second electrode **415b**, a gate insulating layer **402**, and a gate electrode **411**. The first electrode **415a** is in contact with a wiring layer **414a**, and the second electrode **415b** is in contact with a wiring layer **414b**.

(80) Note that the transistor **410** illustrated in FIGS. 8A and 8B is a single gate transistor; however, the structure of the transistor is not limited thereto. For example, a multi-gate transistor may be applied.

(81) Next, a process of manufacturing the transistor **410** is described with reference to FIGS. 9A to 9E.

(82) First, the insulating layer **407** serving as a base film is formed over the substrate **400**. The insulating layer **407** is preferably formed while moisture remaining in a treatment chamber is removed. This is for preventing hydrogen, water, hydroxyl group, hydroxide, or the like from being contained in the insulating layer **407**.

(83) Then, an oxide semiconductor layer is formed over the insulating layer **407** by a sputtering method. Note that before the oxide semiconductor layer is formed, the substrate **400** over which the insulating layer **407** is formed is preferably preheated. This is for preventing hydrogen, moisture, and hydroxyl group from being contained in the oxide semiconductor layer as much as possible. By the preheating, impurities such as hydrogen or moisture adsorbed on the substrate **400** are eliminated and exhausted.

(84) As a target for forming the oxide semiconductor layer, a metal oxide target containing zinc oxide as its main component can be used. For example, a target with a composition ratio of In.sub.2O.sub.3:Ga.sub.2O.sub.3:ZnO=1:1:1, that is, In:Ga:Zn=1:1:0.5 can be used. Alternatively, a target having a composition ratio of In:Ga:Zn=1:1:1 or In:Ga:Zn=1:1:2 can be used.

(85) Alternatively, a target of a metal oxide such as an In—Sn—Ga—Zn—O-based metal oxide, an In—Sn—Zn—O-based metal oxide, an In—Al—Zn—O-based metal oxide, an Sn—Ga—Zn—O-based metal oxide, an Al—Ga—Zn—O-based metal oxide, an Sn—Al—Zn—O-based metal oxide, an In—Zn—O-based metal oxide, an Sn—Zn—O-based metal oxide, an Al—Zn—O-based metal oxide, a Zn—Mg—O-based metal oxide, an Sn—Mg—O-based metal oxide, an In—Mg—O-based metal oxide, an In—O-based metal oxide, an Sn—O-based metal oxide, or a Zn—O-based metal oxide can be used.

- (86) Note that as the oxide semiconductor layer, a thin film containing an oxide semiconductor expressed by $\text{InMO}_{2m}\text{O}_{3m+2}$ ($m>0$) can be used. Here, M represents one or more metal elements selected from Ga, Al, Mn, and Co. For example, Ga, Ga and Al, Ga and Mn, or Ga and Co can be given as M.
- (87) The oxide semiconductor layer is processed in a first photolithography step, so that an island-shaped oxide semiconductor layer **412** is formed (see FIG. **9A**). After that, in order to remove hydrogen, water, and hydroxyl group from the oxide semiconductor layer **412**, the substrate **400** over which the oxide semiconductor layer **412** is formed is put into an electric furnace and subjected to heat treatment. This heat treatment has an effect of dehydration or dehydrogenation on the oxide semiconductor layer **412**.
- (88) The temperature of the heat treatment is higher than or equal to 400° C. and lower than or equal to 750° C., preferably higher than or equal to 400° C. and less than the strain point of the substrate. In addition, the atmosphere of the heat treatment does not contain water, hydrogen, or the like.
- (89) After the heat treatment, successive heat treatment is preferably performed in an oxygen atmosphere or an atmosphere containing nitrogen and oxygen (e.g., nitrogen to oxygen is 4 to 1 in volume ratio). This is for repairing oxygen deficiency generated in the oxide semiconductor layer **412**.
- (90) In FIG. **9B**, a state where the first electrode **415a** and the second electrode **415b** are formed over the insulating layer **407** and the oxide semiconductor layer **412** is illustrated. The first electrode **415a** functions as one of a source electrode and a drain electrode. The second electrode **415b** functions as the other of the source electrode and the drain electrode.
- (91) In FIG. **9C**, a state where the gate insulating layer **402** is formed over the insulating layer **407**, the oxide semiconductor layer **412**, the first electrode **415a**, and the second electrode **415b** is illustrated. Note that it is preferable that hydrogen be not contained in an atmosphere used for forming the gate insulating layer **402**.
- (92) In FIG. **9D**, a state where an opening **421a** reaching the first electrode **415a** and an opening **421b** reaching the second electrode **415b** are formed by removal of part of the gate insulating layer **402** is illustrated.
- (93) In FIG. **9E**, a state where the gate electrode **411**, the first wiring layer **414a**, and the second wiring layer **414b** are formed over the gate insulating layer **402** and in the opening **421a** and the opening **421b** is illustrated.
- (94) In the above manner, a transistor including an intrinsic or substantially intrinsic oxide semiconductor can be manufactured.
- (95) This application is based on Japanese Patent Application serial no. 2010-010382 filed with Japan Patent Office on Jan. 20, 2010, the entire contents of which are hereby incorporated by reference.

Claims

1. An electronic device comprising: a display including a first transistor; a circuit storing a signal; and a rechargeable battery, wherein the display and the circuit are driven by electric power stored in the rechargeable battery, wherein the circuit includes a second transistor, a third transistor and a capacitor, wherein one of a source and a drain of the second transistor is electrically connected to a first wiring, wherein the other of the source and the drain of the second transistor is electrically connected to a second wiring, wherein a gate of the second transistor is electrically connected to one of a source and a drain of the third transistor, and to one electrode of the capacitor, wherein the other of the source and the drain of the third transistor is electrically connected to a third wiring, wherein a gate of the third transistor is electrically connected to a fourth transistor, wherein the other electrode of the capacitor is electrically connected to a fifth wiring, wherein a channel of the

first transistor contains a first oxide semiconductor, wherein a channel of the second transistor contains silicon, and wherein a channel of the third transistor contains a second oxide semiconductor.

2. The electronic device according to claim 1, wherein the electronic device is an e-book reader.

3. An electronic device comprising: a display including a first transistor; a circuit storing a signal; and a rechargeable battery capable of contactless charge, wherein the display and the circuit are driven by electric power stored in the rechargeable battery, wherein the circuit includes a second transistor, a third transistor and a capacitor, wherein one of a source and a drain of the second transistor is electrically connected to a first wiring, wherein the other of the source and the drain of the second transistor is electrically connected to a second wiring, wherein a gate of the second transistor is electrically connected to one of a source and a drain of the third transistor, and to one electrode of the capacitor, wherein the other of the source and the drain of the third transistor is electrically connected to a third wiring, wherein a gate of the third transistor is electrically connected to a fourth transistor, wherein the other electrode of the capacitor is electrically connected to a fifth wiring, wherein a channel of the first transistor contains a first oxide semiconductor, wherein a channel of the second transistor contains silicon, and wherein a channel of the third transistor contains a second oxide semiconductor.

4. The electronic device according to claim 3, wherein the electronic device is an e-book reader.
