

US Patent & Trademark Office

Patent Public Search | Text View

United States Patent	12401011
Kind Code	B2
Date of Patent	August 26, 2025
Inventor(s)	Enquist; Paul M. et al.

Stacked devices and methods of fabrication

Abstract

Stacked devices and methods of fabrication are provided. Die-to-wafer (D2W) direct-bonding techniques join layers of dies of various physical sizes, form factors, and foundry nodes to a semiconductor wafer, to interposers, or to boards and panels, allowing mixing and matching of variegated dies in the fabrication of 3D stacked devices during wafer level packaging (WLP). Molding material fills in lateral spaces between dies to enable fan-out versions of 3D die stacks with fine pitch leads and capability of vertical through-vias throughout. Molding material is planarized to create direct-bonding surfaces between multiple layers of the variegated dies for high interconnect density and reduction of vertical height. Interposers with variegated dies on one or both sides can be created and bonded to wafers. Logic dies and image sensors from different fabrication nodes and different wafer sizes can be stacked during WLP, or logic dies and high bandwidth memory (HBM) of different geometries can be stacked during WLP.

Inventors: Enquist; Paul M. (Cary, NC), Haba; Belgacem (Saratoga, CA)

Applicant: ADEIA SEMICONDUCTOR BONDING TECHNOLOGIES INC. (San Jose, CA)

Family ID: 1000008781990

Assignee: ADEIA SEMICONDUCTOR BONDING TECHNOLOGIES INC. (San Jose, CA)

Appl. No.: 18/148351

Filed: December 29, 2022

Prior Publication Data

Document Identifier	Publication Date
US 20230282634 A1	Sep. 07, 2023

Related U.S. Application Data

Publication Classification

Int. Cl.: **H01L25/18** (20230101); **H01L21/768** (20060101); **H01L23/00** (20060101); **H01L23/31** (20060101); **H01L23/48** (20060101); **H01L25/00** (20060101); **H01L25/07** (20060101); **H10D84/03** (20250101); **H10D88/00** (20250101); **H10F39/00** (20250101)

U.S. Cl.:

CPC **H01L25/18** (20130101); **H01L21/76898** (20130101); **H01L23/3171** (20130101); **H01L23/481** (20130101); **H01L24/09** (20130101); **H01L25/074** (20130101); **H01L25/50** (20130101); **H10D84/038** (20250101); **H10D88/01** (20250101); **H10F39/018** (20250101); **H10F39/026** (20250101); **H10F39/804** (20250101); **H10F39/8053** (20250101); **H10F39/8063** (20250101); **H10F39/809** (20250101); **H10F39/811** (20250101); H01L2224/02379 (20130101); H01L2924/1431 (20130101); H01L2924/1434 (20130101)

Field of Classification Search

CPC: H01L (23/481); H01L (2225/06541-06544); H01L (2225/06548); H01L (21/76898); H01L (23/28-3192); H01L (21/56-568); H01L (2924/181-186); H01L (21/187); H01L (2224/80894-80896); H01L (2224/81894-81896); H01L (2224/82895-82897); H01L (2224/83894-83896); H10F (39/804)

References Cited

U.S. PATENT DOCUMENTS

Patent No.	Issued Date	Patentee Name	U.S. Cl.	CPC
4998665	12/1990	Hayashi	N/A	N/A
5019673	12/1990	Juskey et al.	N/A	N/A
5051802	12/1990	Prost et al.	N/A	N/A
5087585	12/1991	Hayashi	N/A	N/A
5322593	12/1993	Hasegawa et al.	N/A	N/A
5729896	12/1997	Dalal et al.	N/A	N/A
5753536	12/1997	Sugiyama et al.	N/A	N/A
5771555	12/1997	Eda et al.	N/A	N/A
5854507	12/1997	Miremadi et al.	N/A	N/A
5956605	12/1998	Akram et al.	N/A	N/A
5985739	12/1998	Plettner et al.	N/A	N/A
5998808	12/1998	Matsushita	N/A	N/A
6008126	12/1998	Leedy	N/A	N/A
6049124	12/1999	Raiser et al.	N/A	N/A
6080640	12/1999	Gardner et al.	N/A	N/A
6121688	12/1999	Akagawa	N/A	N/A
6265775	12/2000	Seyyed	N/A	N/A

6374770	12/2001	Lee	N/A	N/A
6410983	12/2001	Moriizumi et al.	N/A	N/A
6423640	12/2001	Lee et al.	N/A	N/A
6465892	12/2001	Suga	N/A	N/A
6500694	12/2001	Enquist	N/A	N/A
6582991	12/2002	Maeda et al.	N/A	N/A
6686588	12/2003	Webster et al.	N/A	N/A
6713857	12/2003	Tsai	N/A	N/A
6768208	12/2003	Lin et al.	N/A	N/A
6782610	12/2003	Iijima et al.	N/A	N/A
6867073	12/2004	Enquist	N/A	N/A
6887769	12/2004	Kellar et al.	N/A	N/A
6908027	12/2004	Tolchinsky et al.	N/A	N/A
6962835	12/2004	Tong et al.	N/A	N/A
7045453	12/2005	Canaperi et al.	N/A	N/A
7078811	12/2005	Suga	N/A	N/A
7105980	12/2005	Abbott et al.	N/A	N/A
7126212	12/2005	Enquist et al.	N/A	N/A
7193423	12/2006	Dalton et al.	N/A	N/A
7262492	12/2006	Pieda et al.	N/A	N/A
7319197	12/2007	Oggioni et al.	N/A	N/A
7354798	12/2007	Pogge et al.	N/A	N/A
7385283	12/2007	Wu et al.	N/A	N/A
7554203	12/2008	Zhou et al.	N/A	N/A
7566634	12/2008	Beyne et al.	N/A	N/A
7582971	12/2008	Kameyama et al.	N/A	N/A
7589409	12/2008	Gibson et al.	N/A	N/A
7663231	12/2009	Chang et al.	N/A	N/A
7750488	12/2009	Patti et al.	N/A	N/A
7759751	12/2009	Ono	N/A	N/A
7781309	12/2009	Morita et al.	N/A	N/A
7786572	12/2009	Chen	N/A	N/A
7790578	12/2009	Furui	N/A	N/A
7803693	12/2009	Trezza	N/A	N/A
7816235	12/2009	Chan et al.	N/A	N/A
7816856	12/2009	Cok et al.	N/A	N/A
7843052	12/2009	Yoo et al.	N/A	N/A
7897481	12/2010	Chiou et al.	N/A	N/A
7932616	12/2010	Meguro	N/A	N/A
7977789	12/2010	Park	N/A	N/A
8026181	12/2010	Arita et al.	N/A	N/A
8044497	12/2010	Cheah et al.	N/A	N/A
8049303	12/2010	Osaka et al.	N/A	N/A
8064224	12/2010	Mahajan et al.	N/A	N/A
8168458	12/2011	Do et al.	N/A	N/A
8178963	12/2011	Yang	N/A	N/A
8178964	12/2011	Yang	N/A	N/A
8183127	12/2011	Patti et al.	N/A	N/A
8193632	12/2011	Chang et al.	N/A	N/A
8227904	12/2011	Braunisch et al.	N/A	N/A

8241961	12/2011	Kim et al.	N/A	N/A
8263434	12/2011	Pagaila et al.	N/A	N/A
8314007	12/2011	Vaufredaz	N/A	N/A
8349635	12/2012	Gan et al.	N/A	N/A
8377798	12/2012	Peng et al.	N/A	N/A
8405225	12/2012	Yu et al.	N/A	N/A
8415783	12/2012	Rahman	257/725	H01L 25/0657
8441131	12/2012	Ryan	N/A	N/A
8456856	12/2012	Lin et al.	N/A	N/A
8476146	12/2012	Chen et al.	N/A	N/A
8476165	12/2012	Trickett et al.	N/A	N/A
8482132	12/2012	Yang et al.	N/A	N/A
8501537	12/2012	Sadaka et al.	N/A	N/A
8513088	12/2012	Yoshimura et al.	N/A	N/A
8519514	12/2012	Fujii	N/A	N/A
8524533	12/2012	Tong et al.	N/A	N/A
8620164	12/2012	Heck et al.	N/A	N/A
8647987	12/2013	Yang et al.	N/A	N/A
8691601	12/2013	Izuha	N/A	N/A
8697493	12/2013	Sadaka	N/A	N/A
8716105	12/2013	Sadaka et al.	N/A	N/A
8791575	12/2013	Oganesian et al.	N/A	N/A
8802538	12/2013	Liu	N/A	N/A
8809123	12/2013	Liu et al.	N/A	N/A
8841002	12/2013	Tong	N/A	N/A
8878353	12/2013	Haba et al.	N/A	N/A
8901748	12/2013	Manusharow et al.	N/A	N/A
8912670	12/2013	Teh et al.	N/A	N/A
8963335	12/2014	Woychik et al.	N/A	N/A
8975163	12/2014	Lei et al.	N/A	N/A
8975726	12/2014	Chen et al.	N/A	N/A
8987137	12/2014	Bachman et al.	N/A	N/A
8988299	12/2014	Kam et al.	N/A	N/A
9006908	12/2014	Pincu et al.	N/A	N/A
9029242	12/2014	Holden et al.	N/A	N/A
9054101	12/2014	Semmelmeier et al.	N/A	N/A
9059010	12/2014	Yoshida et al.	N/A	N/A
9076860	12/2014	Lei et al.	N/A	N/A
9076929	12/2014	Katsuno et al.	N/A	N/A
9093350	12/2014	Endo et al.	N/A	N/A
9126236	12/2014	Roos et al.	N/A	N/A
9136293	12/2014	Yee et al.	N/A	N/A
9142517	12/2014	Liu et al.	N/A	N/A
9153552	12/2014	Teh et al.	N/A	N/A
9159690	12/2014	Chiu	N/A	N/A
9171756	12/2014	Enquist et al.	N/A	N/A
9171816	12/2014	Teh et al.	N/A	N/A
9184125	12/2014	Enquist et al.	N/A	N/A

9190380	12/2014	Teh et al.	N/A	N/A
9224697	12/2014	Kwon et al.	N/A	N/A
9224704	12/2014	Landru	N/A	N/A
9230941	12/2015	Chen et al.	N/A	N/A
9252172	12/2015	Chow et al.	N/A	N/A
9257399	12/2015	Kuang et al.	N/A	N/A
9269701	12/2015	Starkston et al.	N/A	N/A
9275971	12/2015	Chiu et al.	N/A	N/A
9299736	12/2015	Chen et al.	N/A	N/A
9312198	12/2015	Meyer et al.	N/A	N/A
9312229	12/2015	Chen et al.	N/A	N/A
9331149	12/2015	Tong et al.	N/A	N/A
9337235	12/2015	Chen et al.	N/A	N/A
9343433	12/2015	Lee et al.	N/A	N/A
9349703	12/2015	Chiu et al.	N/A	N/A
9355997	12/2015	Katkar et al.	N/A	N/A
9368866	12/2015	Yu	N/A	N/A
9373527	12/2015	Yu et al.	N/A	N/A
9385024	12/2015	Tong et al.	N/A	N/A
9394161	12/2015	Cheng et al.	N/A	N/A
9431368	12/2015	Enquist et al.	N/A	N/A
9437572	12/2015	Chen et al.	N/A	N/A
9443796	12/2015	Chou et al.	N/A	N/A
9443824	12/2015	We et al.	N/A	N/A
9461007	12/2015	Chun et al.	N/A	N/A
9466586	12/2015	Choi et al.	N/A	N/A
9476898	12/2015	Takano	N/A	N/A
9496239	12/2015	Edelstein et al.	N/A	N/A
9524959	12/2015	Yeh et al.	N/A	N/A
9536848	12/2016	England et al.	N/A	N/A
9559081	12/2016	Lai et al.	N/A	N/A
9570421	12/2016	Wu et al.	N/A	N/A
9601353	12/2016	Huang et al.	N/A	N/A
9620481	12/2016	Edelstein et al.	N/A	N/A
9627365	12/2016	Yu et al.	N/A	N/A
9653433	12/2016	Yu et al.	N/A	N/A
9656852	12/2016	Cheng et al.	N/A	N/A
9666502	12/2016	Chen et al.	N/A	N/A
9666559	12/2016	Wang et al.	N/A	N/A
9673096	12/2016	Hirschler et al.	N/A	N/A
9674939	12/2016	Scannell	N/A	N/A
9704827	12/2016	Huang et al.	N/A	N/A
9722098	12/2016	Chung et al.	N/A	N/A
9723716	12/2016	Meinhold	N/A	N/A
9728521	12/2016	Tsai et al.	N/A	N/A
9741620	12/2016	Uzoh et al.	N/A	N/A
9768133	12/2016	Wu et al.	N/A	N/A
9773741	12/2016	Gu	N/A	H01L 24/83
9799587	12/2016	Fujii et al.	N/A	N/A
9818729	12/2016	Chiu et al.	N/A	N/A

9852988	12/2016	Enquist et al.	N/A	N/A
9865567	12/2017	Chaware et al.	N/A	N/A
9881882	12/2017	Hsu et al.	N/A	N/A
9893004	12/2017	Yazdani	N/A	N/A
9899442	12/2017	Katkar	N/A	N/A
9929050	12/2017	Lin	N/A	N/A
9941180	12/2017	Kim et al.	N/A	N/A
9941241	12/2017	Edelstein et al.	N/A	N/A
9941243	12/2017	Kim et al.	N/A	N/A
9953941	12/2017	Enquist	N/A	N/A
9960142	12/2017	Chen et al.	N/A	N/A
9966360	12/2017	Yu et al.	N/A	N/A
9972611	12/2017	Pappu et al.	N/A	N/A
9991231	12/2017	Woychik et al.	N/A	N/A
10008844	12/2017	Wang et al.	N/A	N/A
10026605	12/2017	Doub et al.	N/A	N/A
10032722	12/2017	Yu et al.	N/A	N/A
10074630	12/2017	Kelly et al.	N/A	N/A
10075657	12/2017	Fahim et al.	N/A	N/A
10170409	12/2018	Ganesan et al.	N/A	N/A
10204893	12/2018	Uzoh et al.	N/A	N/A
10269619	12/2018	Yu et al.	N/A	N/A
10269756	12/2018	Uzoh	N/A	N/A
10269853	12/2018	Katkar et al.	N/A	N/A
10276619	12/2018	Kao et al.	N/A	N/A
10276909	12/2018	Huang et al.	N/A	N/A
10333623	12/2018	Liao et al.	N/A	N/A
10410976	12/2018	Asano et al.	N/A	N/A
10418277	12/2018	Cheng et al.	N/A	N/A
10446456	12/2018	Shen et al.	N/A	N/A
10446487	12/2018	Huang et al.	N/A	N/A
10446532	12/2018	Uzoh et al.	N/A	N/A
10504824	12/2018	Pan et al.	N/A	N/A
10508030	12/2018	Katkar et al.	N/A	N/A
10510629	12/2018	Chen et al.	N/A	N/A
10522499	12/2018	Enquist et al.	N/A	N/A
10529637	12/2019	Yu et al.	N/A	N/A
10529690	12/2019	Shih et al.	N/A	N/A
10529693	12/2019	Agarwal et al.	N/A	N/A
10559507	12/2019	Saketi et al.	N/A	N/A
10580823	12/2019	Zhang et al.	N/A	N/A
10629567	12/2019	Uzoh et al.	N/A	N/A
10636767	12/2019	Haba	N/A	N/A
10672674	12/2019	Yu et al.	N/A	N/A
10707087	12/2019	Uzoh et al.	N/A	N/A
10707145	12/2019	Bultitude et al.	N/A	N/A
10727204	12/2019	Agarwal et al.	N/A	N/A
10727219	12/2019	Uzoh et al.	N/A	N/A
10770430	12/2019	Kim et al.	N/A	N/A
10784191	12/2019	Huang et al.	N/A	N/A

10790262	12/2019	Uzoh et al.	N/A	N/A
10840135	12/2019	Uzoh	N/A	N/A
10840205	12/2019	Fountain, Jr. et al.	N/A	N/A
10854578	12/2019	Morein	N/A	N/A
10872852	12/2019	Shih	N/A	N/A
10879212	12/2019	Uzoh et al.	N/A	N/A
10879226	12/2019	Uzoh et al.	N/A	N/A
10886177	12/2020	DeLaCruz et al.	N/A	N/A
10892246	12/2020	Uzoh	N/A	N/A
10910344	12/2020	DeLaCruz et al.	N/A	N/A
10923408	12/2020	Huang et al.	N/A	N/A
10923413	12/2020	DeLaCruz	N/A	N/A
10950547	12/2020	Mohammed et al.	N/A	N/A
10964664	12/2020	Mandalapu et al.	N/A	N/A
10985133	12/2020	Uzoh	N/A	N/A
10991804	12/2020	DeLaCruz et al.	N/A	N/A
10998292	12/2020	Lee et al.	N/A	N/A
11004757	12/2020	Katkar et al.	N/A	N/A
11011494	12/2020	Gao et al.	N/A	N/A
11011503	12/2020	Wang et al.	N/A	N/A
11031285	12/2020	Katkar et al.	N/A	N/A
11037919	12/2020	Uzoh et al.	N/A	N/A
11056348	12/2020	Theil	N/A	N/A
11056390	12/2020	Uzoh et al.	N/A	N/A
11069734	12/2020	Katkar	N/A	N/A
11088099	12/2020	Katkar et al.	N/A	N/A
11127738	12/2020	DeLaCruz et al.	N/A	N/A
11145623	12/2020	Hsu et al.	N/A	N/A
11158573	12/2020	Uzoh et al.	N/A	N/A
11158606	12/2020	Gao et al.	N/A	N/A
11169326	12/2020	Huang et al.	N/A	N/A
11171117	12/2020	Gao et al.	N/A	N/A
11176450	12/2020	Teig et al.	N/A	N/A
11195748	12/2020	Uzoh et al.	N/A	N/A
11205625	12/2020	DeLaCruz et al.	N/A	N/A
11222863	12/2021	Hua et al.	N/A	N/A
11244920	12/2021	Uzoh	N/A	N/A
11256004	12/2021	Haba et al.	N/A	N/A
11264357	12/2021	DeLaCruz et al.	N/A	N/A
11276676	12/2021	Enquist et al.	N/A	N/A
11296044	12/2021	Gao et al.	N/A	N/A
11296053	12/2021	Uzoh et al.	N/A	N/A
11329034	12/2021	Tao et al.	N/A	N/A
11348898	12/2021	DeLaCruz et al.	N/A	N/A
11355404	12/2021	Gao et al.	N/A	N/A
11355427	12/2021	Loo et al.	N/A	N/A
11355443	12/2021	Huang et al.	N/A	N/A
11367652	12/2021	Uzoh et al.	N/A	N/A
11373963	12/2021	DeLaCruz et al.	N/A	N/A
11380597	12/2021	Katkar et al.	N/A	N/A

11385278	12/2021	DeLaCruz et al.	N/A	N/A
11387202	12/2021	Haba et al.	N/A	N/A
11387214	12/2021	Wang et al.	N/A	N/A
11393779	12/2021	Gao et al.	N/A	N/A
11437423	12/2021	Takachi	N/A	N/A
11462419	12/2021	Haba	N/A	N/A
11476213	12/2021	Haba et al.	N/A	N/A
11538781	12/2021	Haba	N/A	N/A
11558029	12/2022	Ito	N/A	N/A
11631647	12/2022	Haba	N/A	N/A
11652083	12/2022	Uzoh et al.	N/A	N/A
11658173	12/2022	Uzoh et al.	N/A	N/A
11728273	12/2022	Haba	N/A	N/A
11764177	12/2022	Haba	N/A	N/A
11764189	12/2022	Gao et al.	N/A	N/A
11817409	12/2022	Haba et al.	N/A	N/A
11837582	12/2022	Gao et al.	N/A	N/A
11837596	12/2022	Uzoh et al.	N/A	N/A
11916054	12/2023	Enquist et al.	N/A	N/A
11916076	12/2023	DeLaCruz et al.	N/A	N/A
11955463	12/2023	Uzoh et al.	N/A	N/A
12046482	12/2023	Haba	N/A	N/A
12046569	12/2023	Haba	N/A	N/A
12113056	12/2023	Uzoh et al.	N/A	N/A
12266640	12/2024	Gao et al.	N/A	N/A
12266650	12/2024	Uzoh et al.	N/A	N/A
12272677	12/2024	Uzoh et al.	N/A	N/A
12341025	12/2024	Haba	N/A	N/A
12347820	12/2024	Enquist et al.	N/A	N/A
2002/0000328	12/2001	Motomura et al.	N/A	N/A
2002/0003307	12/2001	Suga	N/A	N/A
2002/0004288	12/2001	Nishiyama	N/A	N/A
2002/0074668	12/2001	Hofstee et al.	N/A	N/A
2003/0148591	12/2002	Guo et al.	N/A	N/A
2004/0084414	12/2003	Sakai et al.	N/A	N/A
2004/0140546	12/2003	Lee et al.	N/A	N/A
2004/0157407	12/2003	Tong et al.	N/A	N/A
2004/0188501	12/2003	Tolchinsky et al.	N/A	N/A
2004/0238927	12/2003	Miyazawa	N/A	N/A
2005/0040530	12/2004	Shi	N/A	N/A
2005/0101130	12/2004	Lopatin et al.	N/A	N/A
2005/0104196	12/2004	Kashiwazaki	N/A	N/A
2005/0133930	12/2004	Savastisuk et al.	N/A	N/A
2005/0153522	12/2004	Hwang et al.	N/A	N/A
2005/0161808	12/2004	Anderson	N/A	N/A
2005/0218518	12/2004	Jiang et al.	N/A	N/A
2006/0057945	12/2005	Hsu et al.	N/A	N/A
2006/0063312	12/2005	Kurita	N/A	N/A
2006/0087042	12/2005	Kameyama et al.	N/A	N/A
2006/0220256	12/2005	Shim et al.	N/A	N/A

2006/0223216	12/2005	Chang et al.	N/A	N/A
2006/0234473	12/2005	Wong et al.	N/A	N/A
2006/0278331	12/2005	Dugas et al.	N/A	N/A
2007/0007639	12/2006	Fukazawa et al.	N/A	N/A
2007/0080442	12/2006	Meyer-Berg	N/A	N/A
2007/0096294	12/2006	Ikeda et al.	N/A	N/A
2007/0111386	12/2006	Kim et al.	N/A	N/A
2007/0122635	12/2006	Lu et al.	N/A	N/A
2007/0123061	12/2006	Evertsen et al.	N/A	N/A
2007/0148912	12/2006	Morita et al.	N/A	N/A
2007/0158024	12/2006	Addison et al.	N/A	N/A
2007/0158827	12/2006	Schuster	N/A	N/A
2007/0222048	12/2006	Huang	N/A	N/A
2007/0295456	12/2006	Gudeman et al.	N/A	N/A
2008/0036082	12/2007	Eun	N/A	N/A
2008/0079105	12/2007	Chang et al.	N/A	N/A
2008/0142990	12/2007	Yu	438/109	H10D 84/038
2008/0165521	12/2007	Bernstein et al.	N/A	N/A
2008/0227238	12/2007	Ko et al.	N/A	N/A
2008/0231311	12/2007	Condorelli et al.	N/A	N/A
2008/0265421	12/2007	Brunnbauer et al.	N/A	N/A
2008/0268614	12/2007	Yang et al.	N/A	N/A
2008/0272477	12/2007	Do et al.	N/A	N/A
2008/0308928	12/2007	Chang	N/A	N/A
2008/0315372	12/2007	Kuan et al.	N/A	N/A
2009/0029274	12/2008	Olson et al.	N/A	N/A
2009/0068831	12/2008	Enquist et al.	N/A	N/A
2009/0095399	12/2008	Zussy et al.	N/A	N/A
2009/0149023	12/2008	Koyanagi	N/A	N/A
2009/0206461	12/2008	Yoon	N/A	N/A
2009/0227089	12/2008	Plaut et al.	N/A	N/A
2009/0252939	12/2008	Park et al.	N/A	N/A
2009/0273094	12/2008	Ha et al.	N/A	N/A
2009/0283898	12/2008	Janzen et al.	N/A	N/A
2009/0321939	12/2008	Chandrasekaran	N/A	N/A
2010/0081236	12/2009	Yang et al.	N/A	N/A
2010/0112782	12/2009	Teixeira	N/A	N/A
2010/0123268	12/2009	Menard	N/A	N/A
2010/0129999	12/2009	Zingher et al.	N/A	N/A
2010/0159643	12/2009	Takahashi	257/E21.705	H01L 21/76898
2010/0164083	12/2009	Yim	N/A	N/A
2010/0167534	12/2009	Iwata	N/A	N/A
2010/0213819	12/2009	Cok et al.	N/A	N/A
2010/0258952	12/2009	Fjelstad	N/A	N/A
2010/0259166	12/2009	Cok et al.	N/A	N/A
2010/0315110	12/2009	Fenner et al.	N/A	N/A
2010/0327424	12/2009	Braunisch et al.	N/A	N/A
2011/0042814	12/2010	Okuyama	N/A	N/A

2011/0049696	12/2010	Haba et al.	N/A	N/A
2011/0074033	12/2010	Kaltalioglu et al.	N/A	N/A
2011/0128399	12/2010	Fujii	N/A	N/A
2011/0165707	12/2010	Lott et al.	N/A	N/A
2011/0186977	12/2010	Chi et al.	N/A	N/A
2011/0187005	12/2010	Pagaila	257/777	H01L 23/315
2011/0193211	12/2010	Chandrasekaran	257/692	H01L 23/3128
2011/0233702	12/2010	Takahashi et al.	N/A	N/A
2011/0248397	12/2010	Coffy et al.	N/A	N/A
2011/0278717	12/2010	Pagaila et al.	N/A	N/A
2011/0278732	12/2010	Yu et al.	N/A	N/A
2011/0290552	12/2010	Palmateer et al.	N/A	N/A
2012/0003792	12/2011	Cheah et al.	N/A	N/A
2012/0025396	12/2011	Liao et al.	N/A	N/A
2012/0049344	12/2011	Pagaila et al.	N/A	N/A
2012/0056314	12/2011	Pagaila et al.	N/A	N/A
2012/0074585	12/2011	Koo et al.	N/A	N/A
2012/0077314	12/2011	Park et al.	N/A	N/A
2012/0119360	12/2011	Kim et al.	N/A	N/A
2012/0187516	12/2011	Sato	N/A	N/A
2012/0190187	12/2011	Yang et al.	N/A	N/A
2012/0194719	12/2011	Churchwell et al.	N/A	N/A
2012/0199930	12/2011	Hayashi	N/A	N/A
2012/0199960	12/2011	Cosue et al.	N/A	N/A
2012/0212384	12/2011	Kam et al.	N/A	N/A
2012/0217644	12/2011	Pagaila	N/A	N/A
2012/0228762	12/2011	Fukuda et al.	N/A	N/A
2012/0238070	12/2011	Libbert et al.	N/A	N/A
2013/0001798	12/2012	Choi	N/A	N/A
2013/0009325	12/2012	Mori	N/A	N/A
2013/0037936	12/2012	Choi et al.	N/A	N/A
2013/0037962	12/2012	Xue	N/A	N/A
2013/0069239	12/2012	Kim et al.	N/A	N/A
2013/0075923	12/2012	Park et al.	N/A	N/A
2013/0082399	12/2012	Kim et al.	N/A	N/A
2013/0122655	12/2012	Yu et al.	N/A	N/A
2013/0169355	12/2012	Chen et al.	N/A	N/A
2013/0187292	12/2012	Semmelmeier et al.	N/A	N/A
2013/0214427	12/2012	Nakanoya	N/A	N/A
2013/0234320	12/2012	Lu et al.	N/A	N/A
2013/0264684	12/2012	Yu et al.	N/A	N/A
2013/0265733	12/2012	Herbsommer et al.	N/A	N/A
2013/0277855	12/2012	Kang et al.	N/A	N/A
2013/0299997	12/2012	Sadaka	N/A	N/A
2013/0334697	12/2012	Shin et al.	N/A	N/A
2014/0008789	12/2013	Cho	N/A	N/A
2014/0013606	12/2013	Nah et al.	N/A	N/A

2014/0042643	12/2013	Yu	257/E23.174	H01L 25/0655
2014/0097536	12/2013	Schunk	N/A	N/A
2014/0124818	12/2013	Hwang et al.	N/A	N/A
2014/0154839	12/2013	Ahn et al.	N/A	N/A
2014/0175655	12/2013	Chen et al.	N/A	N/A
2014/0187040	12/2013	Enquist et al.	N/A	N/A
2014/0217604	12/2013	Chou et al.	N/A	N/A
2014/0225795	12/2013	Yu	N/A	N/A
2014/0252605	12/2013	Ma	257/737	H01L 25/0657
2014/0263959	12/2013	Hsu et al.	N/A	N/A
2014/0264836	12/2013	Chun et al.	N/A	N/A
2014/0299980	12/2013	Choi	257/698	H01L 23/481
2014/0299981	12/2013	Goh et al.	N/A	N/A
2014/0312511	12/2013	Nakamura	N/A	N/A
2014/0327150	12/2013	Jung et al.	N/A	N/A
2014/0370658	12/2013	Tong et al.	N/A	N/A
2014/0377909	12/2013	Chung et al.	N/A	N/A
2015/0021754	12/2014	Lin et al.	N/A	N/A
2015/0048500	12/2014	Yu et al.	N/A	N/A
2015/0048503	12/2014	Chiu et al.	N/A	N/A
2015/0064498	12/2014	Tong	N/A	N/A
2015/0097022	12/2014	Di Cioccio et al.	N/A	N/A
2015/0102468	12/2014	Kang et al.	N/A	N/A
2015/0130030	12/2014	Ma et al.	N/A	N/A
2015/0130082	12/2014	Lu et al.	N/A	N/A
2015/0145094	12/2014	Liu et al.	N/A	N/A
2015/0145140	12/2014	Haba et al.	N/A	N/A
2015/0162294	12/2014	Kawasaki	N/A	N/A
2015/0171050	12/2014	Chen et al.	N/A	N/A
2015/0171063	12/2014	Zhai et al.	N/A	N/A
2015/0179481	12/2014	Lin	N/A	N/A
2015/0179605	12/2014	Dubey et al.	N/A	N/A
2015/0194406	12/2014	Teh et al.	N/A	N/A
2015/0200153	12/2014	Wang et al.	N/A	N/A
2015/0200182	12/2014	Wang et al.	N/A	N/A
2015/0206865	12/2014	Yu et al.	N/A	N/A
2015/0235949	12/2014	Yu et al.	N/A	N/A
2015/0235991	12/2014	Gu et al.	N/A	N/A
2015/0270209	12/2014	Woychik et al.	N/A	N/A
2015/0287672	12/2014	Yazdani	N/A	N/A
2015/0287697	12/2014	Tsai et al.	N/A	N/A
2015/0303174	12/2014	Yu et al.	N/A	N/A
2015/0325557	12/2014	Yiu et al.	N/A	N/A
2015/0340285	12/2014	Enquest et al.	N/A	N/A
2015/0371951	12/2014	Yeh et al.	N/A	N/A
2016/0020235	12/2015	Yamashita	N/A	N/A
2016/0035687	12/2015	Lin et al.	N/A	N/A

2016/0071770	12/2015	Albermann et al.	N/A	N/A
2016/0071779	12/2015	Chen	257/787	H01L 23/5389
2016/0093592	12/2015	Zhai	N/A	N/A
2016/0126634	12/2015	Liu et al.	N/A	N/A
2016/0141267	12/2015	Hagimoto et al.	N/A	N/A
2016/0141280	12/2015	Lin et al.	N/A	N/A
2016/0155724	12/2015	Kim et al.	N/A	N/A
2016/0163650	12/2015	Gao et al.	N/A	N/A
2016/0190103	12/2015	Kabe et al.	N/A	N/A
2016/0218082	12/2015	Lee et al.	N/A	N/A
2016/0233175	12/2015	Dubey et al.	N/A	N/A
2016/0233196	12/2015	Kim et al.	N/A	N/A
2016/0254249	12/2015	Jeng et al.	N/A	N/A
2016/0254299	12/2015	Gomi	N/A	N/A
2016/0260684	12/2015	Zhai et al.	N/A	N/A
2016/0276296	12/2015	Woychik et al.	N/A	N/A
2016/0300813	12/2015	Zhai et al.	N/A	N/A
2016/0300817	12/2015	Do et al.	N/A	N/A
2016/0315071	12/2015	Zhai et al.	N/A	N/A
2016/0322330	12/2015	Lin et al.	N/A	N/A
2016/0329284	12/2015	We et al.	N/A	N/A
2016/0343682	12/2015	Kawasaki	N/A	N/A
2016/0343685	12/2015	Lin et al.	N/A	N/A
2016/0343695	12/2015	Lin et al.	N/A	N/A
2016/0351499	12/2015	Kitada	N/A	N/A
2016/0358865	12/2015	Shih et al.	N/A	N/A
2016/0358891	12/2015	Geissler et al.	N/A	N/A
2016/0372323	12/2015	Doub et al.	N/A	N/A
2017/0023405	12/2016	Fahim et al.	N/A	N/A
2017/0062366	12/2016	Enquist	N/A	N/A
2017/0062383	12/2016	Yee et al.	N/A	N/A
2017/0084576	12/2016	Yu et al.	N/A	N/A
2017/0092680	12/2016	Kwon	N/A	N/A
2017/0125376	12/2016	Yeh	N/A	H01L 23/5383
2017/0125379	12/2016	Chen et al.	N/A	N/A
2017/0141040	12/2016	Yu et al.	N/A	N/A
2017/0148764	12/2016	Wang et al.	N/A	N/A
2017/0148777	12/2016	Bono et al.	N/A	N/A
2017/0179029	12/2016	Enquist et al.	N/A	N/A
2017/0179078	12/2016	Yu et al.	N/A	N/A
2017/0186799	12/2016	Lin et al.	N/A	N/A
2017/0194271	12/2016	Hsu et al.	N/A	N/A
2017/0200659	12/2016	Gaynes et al.	N/A	N/A
2017/0200711	12/2016	Uzoh et al.	N/A	N/A
2017/0200756	12/2016	Kao et al.	N/A	N/A
2017/0207158	12/2016	Kang et al.	N/A	N/A
2017/0243845	12/2016	Lee et al.	N/A	N/A
2017/0250160	12/2016	Wu et al.	N/A	N/A

2017/0250161	12/2016	Haba	N/A	N/A
2017/0263518	12/2016	Yu et al.	N/A	N/A
2017/0263595	12/2016	Kurita et al.	N/A	N/A
2017/0284951	12/2016	Pindl et al.	N/A	N/A
2017/0287874	12/2016	Fang et al.	N/A	N/A
2017/0294422	12/2016	Solimando et al.	N/A	N/A
2017/0330855	12/2016	Tung et al.	N/A	N/A
2017/0338214	12/2016	Uzoh et al.	N/A	N/A
2017/0345761	12/2016	Yu et al.	N/A	N/A
2017/0358533	12/2016	Briggs et al.	N/A	N/A
2017/0358553	12/2016	Kim et al.	N/A	N/A
2017/0365580	12/2016	Shih et al.	N/A	N/A
2017/0365582	12/2016	Seo et al.	N/A	N/A
2017/0365591	12/2016	Chang et al.	N/A	N/A
2018/0005984	12/2017	Yu et al.	N/A	N/A
2018/0005992	12/2017	Yu	N/A	H01L 24/19
2018/0006006	12/2017	Kim et al.	N/A	N/A
2018/0012787	12/2017	Oka et al.	N/A	N/A
2018/0012863	12/2017	Yu et al.	N/A	N/A
2018/0012868	12/2017	Huang	N/A	H01L 24/94
2018/0026008	12/2017	Jeng et al.	N/A	N/A
2018/0053746	12/2017	Yu et al.	N/A	N/A
2018/0061741	12/2017	Beyne	N/A	N/A
2018/0068958	12/2017	Cho et al.	N/A	N/A
2018/0068978	12/2017	Jeng et al.	N/A	N/A
2018/0096931	12/2017	Huang et al.	N/A	N/A
2018/0096988	12/2017	Long et al.	N/A	N/A
2018/0122774	12/2017	Huang et al.	N/A	N/A
2018/0130691	12/2017	Uzoh	N/A	N/A
2018/0130769	12/2017	Tan et al.	N/A	N/A
2018/0151477	12/2017	Yu et al.	N/A	N/A
2018/0158749	12/2017	Yu et al.	N/A	N/A
2018/0174995	12/2017	Wang et al.	N/A	N/A
2018/0175008	12/2017	Fong et al.	N/A	N/A
2018/0175012	12/2017	Wu et al.	N/A	N/A
2018/0182639	12/2017	Uzoh et al.	N/A	N/A
2018/0182666	12/2017	Uzoh et al.	N/A	N/A
2018/0190580	12/2017	Haba et al.	N/A	N/A
2018/0190583	12/2017	DeLaCruz et al.	N/A	N/A
2018/0191047	12/2017	Huang et al.	N/A	N/A
2018/0219038	12/2017	Gambino et al.	N/A	N/A
2018/0226375	12/2017	Enquist et al.	N/A	N/A
2018/0269143	12/2017	Adams et al.	N/A	N/A
2018/0273377	12/2017	Katkar et al.	N/A	N/A
2018/0286805	12/2017	Huang et al.	N/A	N/A
2018/0294212	12/2017	Chen et al.	N/A	N/A
2018/0301443	12/2017	Kim et al.	N/A	N/A
2018/0323177	12/2017	Yu et al.	N/A	N/A
2018/0323227	12/2017	Zhang et al.	N/A	N/A
2018/0331066	12/2017	Uzoh et al.	N/A	N/A

2018/0337157	12/2017	Wang et al.	N/A	N/A
2018/0342435	12/2017	Yu et al.	N/A	N/A
2018/0366436	12/2017	Wang et al.	N/A	N/A
2018/0366437	12/2017	Chen et al.	N/A	N/A
2018/0366442	12/2017	Gu et al.	N/A	N/A
2018/0366446	12/2017	Haba et al.	N/A	N/A
2019/0006263	12/2018	Yu et al.	N/A	N/A
2019/0029119	12/2018	Weber	N/A	N/A
2019/0043792	12/2018	Weerasekera et al.	N/A	N/A
2019/0043910	12/2018	Miyazawa et al.	N/A	N/A
2019/0043914	12/2018	von Känel	N/A	N/A
2019/0067247	12/2018	Yoo et al.	N/A	N/A
2019/0088621	12/2018	Yang et al.	N/A	N/A
2019/0096741	12/2018	Uzoh et al.	N/A	N/A
2019/0096825	12/2018	Kim et al.	N/A	N/A
2019/0096842	12/2018	Fountain, Jr. et al.	N/A	N/A
2019/0103409	12/2018	Xu et al.	N/A	N/A
2019/0103425	12/2018	Yoon et al.	N/A	N/A
2019/0109119	12/2018	Shih et al.	N/A	N/A
2019/0115277	12/2018	Yu et al.	N/A	N/A
2019/0123006	12/2018	Chen et al.	N/A	N/A
2019/0131276	12/2018	Chen	N/A	H01L 24/19
2019/0131277	12/2018	Yang et al.	N/A	N/A
2019/0157333	12/2018	Tsai	N/A	N/A
2019/0189562	12/2018	Yu	N/A	H01L 21/4857
2019/0189590	12/2018	Agarwal et al.	N/A	N/A
2019/0189607	12/2018	Uzoh et al.	N/A	N/A
2019/0198407	12/2018	Huang et al.	N/A	N/A
2019/0198409	12/2018	Katkar et al.	N/A	N/A
2019/0206791	12/2018	Pietambaram et al.	N/A	N/A
2019/0214347	12/2018	Huang	N/A	H01L 24/92
2019/0214423	12/2018	Kim et al.	N/A	N/A
2019/0221548	12/2018	Huang et al.	N/A	N/A
2019/0237374	12/2018	Huang et al.	N/A	N/A
2019/0265411	12/2018	Huang et al.	N/A	N/A
2019/0267334	12/2018	Bowers	N/A	N/A
2019/0319007	12/2018	Uzoh et al.	N/A	N/A
2019/0333550	12/2018	Fisch	N/A	N/A
2019/0333871	12/2018	Chen et al.	N/A	N/A
2019/0341306	12/2018	Yu et al.	N/A	N/A
2019/0341332	12/2018	Lin et al.	N/A	N/A
2019/0341350	12/2018	Huang et al.	N/A	N/A
2019/0348336	12/2018	Katkar et al.	N/A	N/A
2019/0355637	12/2018	Chen et al.	N/A	N/A
2019/0355706	12/2018	Enquist et al.	N/A	N/A
2019/0371763	12/2018	Agarwal et al.	N/A	N/A
2019/0372000	12/2018	Yu et al.	N/A	N/A
2019/0385935	12/2018	Gao et al.	N/A	N/A
2019/0385966	12/2018	Gao et al.	N/A	N/A

2019/0385981	12/2018	Chen et al.	N/A	N/A
2020/0006173	12/2019	Chen et al.	N/A	N/A
2020/0006309	12/2019	Chen	N/A	H01L 24/73
2020/0013637	12/2019	Haba	N/A	N/A
2020/0013667	12/2019	Leobandung	N/A	N/A
2020/0013765	12/2019	Fountain, Jr. et al.	N/A	N/A
2020/0035560	12/2019	Block et al.	N/A	N/A
2020/0035641	12/2019	Fountain, Jr. et al.	N/A	N/A
2020/0043853	12/2019	Kim et al.	N/A	N/A
2020/0058617	12/2019	Wu et al.	N/A	N/A
2020/0075520	12/2019	Gao et al.	N/A	N/A
2020/0075534	12/2019	Gao et al.	N/A	N/A
2020/0075553	12/2019	DeLaCruz et al.	N/A	N/A
2020/0091217	12/2019	Horikoshi et al.	N/A	N/A
2020/0098736	12/2019	Liao et al.	N/A	N/A
2020/0106156	12/2019	Lu et al.	N/A	N/A
2020/0118973	12/2019	Wang et al.	N/A	N/A
2020/0126906	12/2019	Uzoh et al.	N/A	N/A
2020/0135684	12/2019	Kim et al.	N/A	N/A
2020/0161263	12/2019	Chen et al.	N/A	N/A
2020/0176419	12/2019	Dabral et al.	N/A	N/A
2020/0185367	12/2019	Bhagavat et al.	N/A	N/A
2020/0194396	12/2019	Uzoh	N/A	N/A
2020/0227367	12/2019	Haba et al.	N/A	N/A
2020/0227377	12/2019	Liff	N/A	H01L 25/50
2020/0243380	12/2019	Uzoh et al.	N/A	N/A
2020/0279821	12/2019	Haba et al.	N/A	N/A
2020/0294908	12/2019	Haba et al.	N/A	N/A
2020/0294920	12/2019	Hariri et al.	N/A	N/A
2020/0303311	12/2019	Young et al.	N/A	N/A
2020/0328162	12/2019	Haba et al.	N/A	N/A
2020/0328164	12/2019	DeLaCruz et al.	N/A	N/A
2020/0328165	12/2019	DeLaCruz et al.	N/A	N/A
2020/0335408	12/2019	Gao et al.	N/A	N/A
2020/0371154	12/2019	DeLaCruz et al.	N/A	N/A
2020/0395300	12/2019	Xie et al.	N/A	N/A
2020/0395321	12/2019	Katkar et al.	N/A	N/A
2020/0403006	12/2019	DeLaCruz et al.	N/A	N/A
2020/0411483	12/2019	Uzoh et al.	N/A	N/A
2021/0020577	12/2020	Hu	N/A	N/A
2021/0028080	12/2020	Pietambaram et al.	N/A	N/A
2021/0028145	12/2020	Yu et al.	N/A	N/A
2021/0057309	12/2020	Hu et al.	N/A	N/A
2021/0057343	12/2020	Chang et al.	N/A	N/A
2021/0057352	12/2020	Agarwal et al.	N/A	N/A
2021/0066219	12/2020	Chen et al.	N/A	N/A
2021/0082797	12/2020	Lee et al.	N/A	N/A
2021/0082822	12/2020	Aleksov et al.	N/A	N/A
2021/0082825	12/2020	Strong et al.	N/A	N/A
2021/0098411	12/2020	Liff et al.	N/A	N/A

2021/0098412	12/2020	Haba et al.	N/A	N/A
2021/0098421	12/2020	Wu et al.	N/A	N/A
2021/0104487	12/2020	Uzoh et al.	N/A	N/A
2021/0111125	12/2020	Chen et al.	N/A	N/A
2021/0118832	12/2020	Chen et al.	N/A	N/A
2021/0118864	12/2020	DeLaCruz et al.	N/A	N/A
2021/0125933	12/2020	Chen et al.	N/A	N/A
2021/0125965	12/2020	Lu	N/A	N/A
2021/0134724	12/2020	Rubin et al.	N/A	N/A
2021/0143125	12/2020	DeLaCruz et al.	N/A	N/A
2021/0181510	12/2020	Katkar et al.	N/A	N/A
2021/0183847	12/2020	Uzoh et al.	N/A	N/A
2021/0193603	12/2020	Katkar et al.	N/A	N/A
2021/0193624	12/2020	DeLaCruz et al.	N/A	N/A
2021/0193625	12/2020	DeLaCruz et al.	N/A	N/A
2021/0202396	12/2020	Wu et al.	N/A	N/A
2021/0225708	12/2020	Lee et al.	N/A	N/A
2021/0225780	12/2020	Wu et al.	N/A	N/A
2021/0242152	12/2020	Fountain, Jr. et al.	N/A	N/A
2021/0280507	12/2020	Aldrete et al.	N/A	N/A
2021/0280517	12/2020	May et al.	N/A	N/A
2021/0280522	12/2020	Liu	N/A	N/A
2021/0296282	12/2020	Gao et al.	N/A	N/A
2021/0305122	12/2020	Lai et al.	N/A	N/A
2021/0305202	12/2020	Uzoh et al.	N/A	N/A
2021/0335726	12/2020	Wu et al.	N/A	N/A
2021/0366820	12/2020	Uzoh	N/A	N/A
2021/0366970	12/2020	Katkar	N/A	N/A
2021/0375708	12/2020	Kuo et al.	N/A	N/A
2021/0375737	12/2020	Lin	N/A	N/A
2021/0375827	12/2020	Chen et al.	N/A	N/A
2021/0384133	12/2020	Ong et al.	N/A	N/A
2021/0384135	12/2020	Kuan et al.	N/A	N/A
2021/0384158	12/2020	Chung et al.	N/A	N/A
2021/0391271	12/2020	Hsu et al.	N/A	N/A
2021/0391272	12/2020	Tsai et al.	N/A	N/A
2021/0391283	12/2020	Hsu et al.	N/A	N/A
2021/0391284	12/2020	Hsu et al.	N/A	N/A
2021/0391301	12/2020	Tomishima et al.	N/A	N/A
2021/0407941	12/2020	Haba	N/A	N/A
2022/0005787	12/2021	Han et al.	N/A	N/A
2022/0020729	12/2021	Gao et al.	N/A	N/A
2022/0077063	12/2021	Haba	N/A	N/A
2022/0077087	12/2021	Haba	N/A	N/A
2022/0122934	12/2021	Haba	N/A	N/A
2022/0139867	12/2021	Uzoh	N/A	N/A
2022/0139869	12/2021	Gao et al.	N/A	N/A
2022/0189941	12/2021	Enquist et al.	N/A	N/A
2022/0199560	12/2021	Haba et al.	N/A	N/A
2022/0208650	12/2021	Gao et al.	N/A	N/A

2022/0208702	12/2021	Uzoh	N/A	N/A
2022/0208723	12/2021	Katkar et al.	N/A	N/A
2022/0246497	12/2021	Fountain, Jr. et al.	N/A	N/A
2022/0278084	12/2021	Ong et al.	N/A	N/A
2022/0285303	12/2021	Mirkarimi et al.	N/A	N/A
2022/0293567	12/2021	Uzoh et al.	N/A	N/A
2022/0319901	12/2021	Suwito et al.	N/A	N/A
2022/0320035	12/2021	Uzoh et al.	N/A	N/A
2022/0320036	12/2021	Gao et al.	N/A	N/A
2022/0375864	12/2021	Wang et al.	N/A	N/A
2022/0399294	12/2021	Dogiamis et al.	N/A	N/A
2023/0005850	12/2022	Fountain, Jr.	N/A	N/A
2023/0019869	12/2022	Mirkarimi et al.	N/A	N/A
2023/0036441	12/2022	Haba et al.	N/A	N/A
2023/0067677	12/2022	Lee et al.	N/A	N/A
2023/0069183	12/2022	Haba	N/A	N/A
2023/0100032	12/2022	Haba et al.	N/A	N/A
2023/0115122	12/2022	Uzoh et al.	N/A	N/A
2023/0122531	12/2022	Uzoh	N/A	N/A
2023/0123423	12/2022	Gao et al.	N/A	N/A
2023/0125395	12/2022	Gao et al.	N/A	N/A
2023/0130259	12/2022	Haba et al.	N/A	N/A
2023/0130580	12/2022	Uzoh et al.	N/A	N/A
2023/0131849	12/2022	Uzoh et al.	N/A	N/A
2023/0132632	12/2022	Katkar et al.	N/A	N/A
2023/0140107	12/2022	Uzoh et al.	N/A	N/A
2023/0142680	12/2022	Guevara et al.	N/A	N/A
2023/0154816	12/2022	Haba et al.	N/A	N/A
2023/0154828	12/2022	Haba et al.	N/A	N/A
2023/0187264	12/2022	Uzoh et al.	N/A	N/A
2023/0187317	12/2022	Uzoh	N/A	N/A
2023/0187412	12/2022	Gao et al.	N/A	N/A
2023/0197453	12/2022	Fountain, Jr. et al.	N/A	N/A
2023/0197496	12/2022	Theil	N/A	N/A
2023/0197559	12/2022	Haba et al.	N/A	N/A
2023/0197560	12/2022	Katkar et al.	N/A	N/A
2023/0197655	12/2022	Theil et al.	N/A	N/A
2023/0207402	12/2022	Fountain, Jr. et al.	N/A	N/A
2023/0207437	12/2022	Haba	N/A	N/A
2023/0207474	12/2022	Uzoh et al.	N/A	N/A
2023/0207514	12/2022	Gao et al.	N/A	N/A
2023/0215739	12/2022	Haba et al.	N/A	N/A
2023/0215836	12/2022	Haba et al.	N/A	N/A
2023/0245950	12/2022	Haba et al.	N/A	N/A
2023/0253367	12/2022	Gao et al.	N/A	N/A
2023/0268300	12/2022	Uzoh et al.	N/A	N/A
2023/0282610	12/2022	Uzoh et al.	N/A	N/A
2023/0282634	12/2022	Enquist et al.	N/A	N/A
2023/0299029	12/2022	Theil et al.	N/A	N/A
2023/0343734	12/2022	Uzoh et al.	N/A	N/A

2023/0360950	12/2022	Gao	N/A	N/A
2023/0361074	12/2022	Uzoh et al.	N/A	N/A
2023/0369136	12/2022	Uzoh et al.	N/A	N/A
2023/0375613	12/2022	Haba et al.	N/A	N/A
2023/0420398	12/2022	Haba	N/A	N/A
2023/0420399	12/2022	Haba et al.	N/A	N/A
2024/0006377	12/2023	Wang et al.	N/A	N/A
2024/0038702	12/2023	Uzoh	N/A	N/A
2024/0055407	12/2023	Workman et al.	N/A	N/A
2024/0079376	12/2023	Suwito et al.	N/A	N/A
2024/0088120	12/2023	Enquist et al.	N/A	N/A
2024/0105674	12/2023	Uzoh et al.	N/A	N/A
2024/0145458	12/2023	Uzoh et al.	N/A	N/A
2024/0170411	12/2023	Chang et al.	N/A	N/A
2024/0186248	12/2023	Haba et al.	N/A	N/A
2024/0186268	12/2023	Uzoh et al.	N/A	N/A
2024/0186269	12/2023	Haba	N/A	N/A
2024/0203948	12/2023	Uzoh et al.	N/A	N/A
2024/0213191	12/2023	Theil et al.	N/A	N/A
2024/0213210	12/2023	Haba et al.	N/A	N/A
2024/0217210	12/2023	Zhao et al.	N/A	N/A
2024/0222239	12/2023	Gao et al.	N/A	N/A
2024/0222315	12/2023	Uzoh	N/A	N/A
2024/0222319	12/2023	Gao et al.	N/A	N/A
2024/0243103	12/2023	Gao et al.	N/A	N/A
2024/0266255	12/2023	Haba et al.	N/A	N/A
2024/0298454	12/2023	Haba	N/A	N/A
2024/0304593	12/2023	Uzoh	N/A	N/A
2024/0312951	12/2023	Theil et al.	N/A	N/A
2024/0332184	12/2023	Katkar et al.	N/A	N/A
2024/0332227	12/2023	Uzoh et al.	N/A	N/A
2024/0332231	12/2023	Uzoh	N/A	N/A
2024/0332248	12/2023	Uzoh	N/A	N/A
2024/0332267	12/2023	Haba et al.	N/A	N/A
2024/0387419	12/2023	Mrozek et al.	N/A	N/A
2025/0004197	12/2024	Haba et al.	N/A	N/A
2025/0006632	12/2024	Chang et al.	N/A	N/A
2025/0006642	12/2024	Haba et al.	N/A	N/A
2025/0006674	12/2024	Uzoh et al.	N/A	N/A
2025/0006679	12/2024	Theil et al.	N/A	N/A
2025/0006689	12/2024	Uzoh et al.	N/A	N/A
2025/0046625	12/2024	Haba	N/A	N/A
2025/0054854	12/2024	Katkar et al.	N/A	N/A
2025/0079364	12/2024	Uzoh et al.	N/A	N/A
2025/0112123	12/2024	Katkar et al.	N/A	N/A
2025/0149483	12/2024	Haba	N/A	N/A
2025/0185163	12/2024	Zhao et al.	N/A	N/A
2025/0210585	12/2024	Fountain, Jr. et al.	N/A	N/A
2025/0212554	12/2024	Katkar et al.	N/A	N/A

FOREIGN PATENT DOCUMENTS

Patent No.	Application Date	Country	CPC
103681646	12/2013	CN	N/A
104078414	12/2013	CN	N/A
105810649	12/2015	CN	N/A
107527885	12/2016	CN	N/A
112687701	12/2020	CN	N/A
1011133	12/1999	EP	N/A
2 339 614	12/2010	EP	N/A
2 685 491	12/2013	EP	N/A
04-337694	12/1991	JP	N/A
2000-100679	12/1999	JP	N/A
2001-102479	12/2000	JP	N/A
2001-284520	12/2000	JP	N/A
2002-353416	12/2001	JP	N/A
2002-359345	12/2001	JP	N/A
2004-193493	12/2003	JP	N/A
2007-294724	12/2006	JP	N/A
2008-130603	12/2007	JP	N/A
2009-135348	12/2008	JP	N/A
2009-212315	12/2008	JP	N/A
2010-034294	12/2009	JP	N/A
2010-073964	12/2009	JP	N/A
2011001412	12/2010	JP	N/A
2011-171614	12/2010	JP	N/A
2012191062	12/2011	JP	N/A
2013-33786	12/2012	JP	N/A
2013168577	12/2012	JP	N/A
2017-130610	12/2016	JP	N/A
2018-160519	12/2017	JP	N/A
10-2001- 0104643	12/2000	KR	N/A
10-2004- 0020827	12/2003	KR	N/A
10-2010- 0123755	12/2009	KR	N/A
10-2015- 0097798	12/2014	KR	N/A
10-2018- 0054419	12/2017	KR	N/A
101901711	12/2017	KR	N/A
10-2020- 0060670	12/2019	KR	N/A
10-2020- 0092236	12/2019	KR	N/A
1464810	12/2013	TW	N/A
202006838	12/2019	TW	N/A

WO 2005/043584	12/2004	WO	N/A
WO 2006/100444	12/2005	WO	N/A
WO 2008/112101	12/2007	WO	N/A
WO 2009/005898	12/2008	WO	N/A
WO 2010/024678	12/2009	WO	N/A
WO 2012/004964	12/2011	WO	N/A
WO 2014/052445	12/2013	WO	N/A
WO 2015/134227	12/2014	WO	N/A
WO 2017/034654	12/2016	WO	N/A
WO 2017/052652	12/2016	WO	N/A
WO 2017/151442	12/2016	WO	N/A
WO 2019/054364	12/2018	WO	N/A

OTHER PUBLICATIONS

Amirfeiz et al., “Formation of silicon structures by plasma-activated wafer bonding,” Journal of The Electrochemical Society, 2000, vol. 147, No. 7, pp. 2693-2698. cited by applicant

Chang, T.C. et al., “A method for fabricating a superior oxide/nitride/oxide gate stack,” Electrochemical and Solid-State Letters, 2004, vol. 7, No. 7, pp. G138-G140. cited by applicant

Farrens et al., “Chemical free wafer bonding of silicon to glass and sapphire,” Electrochemical Society Proceedings vol. 95-97, 1995, pp. 72-77. cited by applicant

Frumusanu, Andrei, “TSMC's version of EMIB is ‘LSI’: Currently in pre-qualification,” AnaandTech, <https://www.anandtech.com/show/16031/tsmcs-version-of-emib-lsi-3dfabric>, Aug. 25, 2020, 6 pages. cited by applicant

Fukushima, T. et al., “New three-dimensional integration technology using self-assembly technique,” International Electron Devices Meeting 5-7.12.2005, IEEE, Dec. 5, 2005, pp. 348-351. cited by applicant

Gao, G. et al., “Low temperature hybrid bonding for die to wafer stacking applications,” 2021 IEEE 71st Electronic Components and Technology Conference (Ectc), IEEE, Jun. 1, 2021-Jul. 4, 2021. cited by applicant

Gösele et al., “Semiconductor Wafer Bonding: A flexible approach to materials combinations in microelectronics; micromechanics and optoelectronics,” IEEE, 1997, pp. 23-32. cited by applicant

Hooper, A. et al. “Review of wafer dicing techniques for via-middle process 3DI/TSV ultrathin silicon device wafers,” 2015 IEEE 65th Electronic Components and Technology Conference (ECTC). cited by applicant

Hosoda et al., “Effect of the surface treatment on the room-temperature bonding of Al to Si and SiO₂,” Journal of Materials Science, Jan. 1, 1998, vol. 33, Issue 1, pp. 253-258. cited by applicant

Hosoda et al., “Room temperature GaAs—Si and InP—Si wafer direct bonding by the surface activated bonding method,” Nuclear Inst. And Methods in Physics Research B, 1997, vol. 121,

Nos. 1-4, pp. 203-206. cited by applicant

Howlader et al., "A novel method for bonding of ionic wafers," Electronics Components and Technology Conference, 2006, IEEE, pp. 7-pp. cited by applicant

Howlader et al., "Bonding of p-Si/n-InP wafers through surface activated bonding method at room temperature," Indium Phosphide and Related Materials, 2001, IEEE International Conference On, pp. 272-275. cited by applicant

Howlader et al., "Characterization of the bonding strength and interface current of p-Si/ n-InP wafers bonded by surface activated bonding method at room temperature," Journal of Applied Physics, Mar. 1, 2002, vol. 91, No. 5, pp. 3062-3066. cited by applicant

Howlader et al., "Investigation of the bonding strength and interface current of p-Si/n-GaAs wafers bonded by surface activated bonding at room temperature," J. Vac. Sci. Technol. B 19, Nov./Dec. 2001, pp. 2114-2118. cited by applicant

International Search Report and Written Opinion mailed Sep. 22, 2017, issued in International Application No. PCT/US2017/029187, 20 pages. cited by applicant

International Search Report and Written Opinion mailed Apr. 22, 2019 in International Application No. PCT/US2018/064982, 13 pages. cited by applicant

International Search Report and Written Opinion mailed Oct. 18, 2019, PCT Appl. No. PCT/US2019/042894, 9 pages. cited by applicant

International Search Report and Written Opinion mailed May 7, 2020, issued in International Application No. PCT/US2020/013377, 16 pages. cited by applicant

Itoh et al., "Characteristics of fritting contacts utilized for micromachined wafer probe cards," 2000 American Institute of Physics, AIP Review of Scientific Instruments, vol. 71, 2000, p. 2224. cited by applicant

Itoh et al., "Characteristics of low force contact process for MEMS probe cards," Sensors and Actuators A: Physical, Apr. 1, 2002, vols. 97-98, pp. 462-467. cited by applicant

Itoh et al., "Development of MEMS IC probe card utilizing fritting contact," Initiatives of Precision Engineering at the Beginning of a Millennium: 10th International Conference on Precision Engineering (ICPE) Jul. 18-20, 2001, Yokohama, Japan, 2002, Book Part 1, pp. 314-318. cited by applicant

Itoh et al., "Room temperature vacuum sealing using surface activated bonding method," The 12th International Conference on Solid State Sensors, Actuators and Microsystems, Boston, Jun. 8-12, 2003, 2003 IEEE, pp. 1828-1831. cited by applicant

Jin, H. et al., "Silicon / Silicon Oxide / LPCVD Silicon Nitride Stacks: The Effect of Oxide Thickness on Bulk Damage and Surface Passivation," Centre for Sustainable Energy Systems, Faculty of Engineering and Information Technology, The Australian National University, Canberra ACT 0200, Australia, 3 pages. cited by applicant

Ker, Ming-Dou et al., "Fully process-compatible layout design on bond pad to improve wire bond reliability in CMOS Ics," IEEE Transactions on Components and Packaging Technologies, Jun. 2002, vol. 25, No. 2, pp. 309-316. cited by applicant

Kim et al., "Low temperature direct Cu—Cu bonding with low energy ion activation method," Electronic Materials and Packaging, 2001, IEEE, pp. 193-195. cited by applicant

Kim et al., "Room temperature Cu—Cu direct bonding using surface activated bonding method," J. Vac. Sci. Technol., 2003 American Vacuum Society, Mar./Apr. 2003, vol. 21, No. 2, pp. 449-453. cited by applicant

Kim et al., "Wafer-scale activated bonding of Cu—Cu, Cu—Si, and Cu—SiO₂ at low temperature," Proceedings—Electrochemical Society, 2003, vol. 19, pp. 239-247. cited by applicant

"Lecture 29: Productivity and process yield," National Programme on Technology Enhanced Learning (NPTEL), MM5017: Electronic materials, devices, and fabrication, 16 pages. cited by applicant

Marinov, Val et al., "Laser-enabled advanced packaging of ultrathin bare dice in flexible substrates," IEEE Transactions on Components, Packaging and Manufacturing Technology, Apr. 2012, vol. 2, No. 4, pp. 569-577. cited by applicant

Matsuzawa et al., "Room-temperature interconnection of electroplated Au microbump by means of surface activated bonding method," Electronic Components and Technology Conference, 2001, 51st Proceedings, IEEE, pp. 384-387. cited by applicant

Moriceau, H. et al., "Overview of recent direct wafer bonding advances and applications," Advances in Natural Sciences-Nanoscience and Nanotechnology, 2010, 11 pages. cited by applicant

Nakanishi, H. et al., "Studies on SiO₂—SiO₂ bonding with hydrofluoric acid. Room temperature and low stress bonding technique for MEMS," Sensors and Actuators, 2000, vol. 79, pp. 237-244. cited by applicant

Oberhammer, J. et al., "Sealing of adhesive bonded devices on wafer level," Sensors and Actuators A, 2004, vol. 110, No. 1-3, pp. 407-412, see pp. 407-412, and Figures 1(a)-1(l), 6 pages. cited by applicant

Office Action for U.S. Appl. No. 15/159,649, mailed Sep. 14, 2017, 9 pages. cited by applicant

Onodera et al., "The effect of prebonding heat treatment on the separability of Au wire from Ag-plated Cu alloy substrate," Electronics Packaging Manufacturing, IEEE Transactions, Jan. 2002, vol. 25, Issue 1, pp. 5-12. cited by applicant

Plobi, A. et al., "Wafer direct bonding: tailoring adhesion between brittle materials," Materials Science and Engineering Review Journal, 1999, R25, 88 pages. cited by applicant

Reiche et al., "The effect of a plasma pretreatment on the Si/Si bonding behaviour," Electrochemical Society Proceedings, 1998, vol. 97-36, pp. 437-444. cited by applicant

Roberds et al., "Low temperature , in situ, plasma activated wafer bonding," Electrochemical Society Proceedings, 1997, vol. 97-36, pp. 598-606. cited by applicant

Shigetou et al., "Room temperature bonding of ultra-fine pitch and low-profiled Cu electrodes for bump-less interconnect," 2003 Electronic Components and Technology Conference, pp. 848-852. cited by applicant

Shigetou et al., "Room-temperature direct bonding of CMP-Cu film for bumpless interconnection," Electronic Components and Technology Conference, 51st Proceedings, 2001, IEEE, pp. 755-760. cited by applicant

Shingo et al., "Design and fabrication of an electrostatically actuated MEMS probe card," Transducers, Solid-State Sensors, Actuators and Microsystems, 12th International Conference, Jun. 8-12, 2003, vol. 2, pp. 1522-1525. cited by applicant

Suga et al., "A new approach to Cu—Cu direct bump bonding," IEMT/IMC Symposium, 1997, Joint International Electronic Manufacturing Symposium and the International Microelectronics Conference, Apr. 16-18, 1997, IEEE, pp. 146-151. cited by applicant

Suga et al., "A new bumping process using lead-free solder paste," Electronics Packaging Manufacturing, IEEE Transactions on (vol. 25, Issue 4), IEEE, Oct. 2002, pp. 253-256. cited by applicant

Suga et al., "A new wafer-bonder of ultra-high precision using surface activated bonding (SAB) concept," Electronic Components and Technology Conference, 2001, IEEE, pp. 1013-1018. cited by applicant

Suga et al., "Bump-less interconnect for next generation system packaging," Electronic Components and Technology Conference, 2001, IEEE, pp. 1003-1008. cited by applicant

Suga, T., "Feasibility of surface activated bonding for ultra-fine pitch interconnection—A new concept of bump-less direct bonding for system level packaging," The University of Tokyo, Research Center for Science and Technology, 2000 Electronic Components and Technology Conference, 2000 IEEE, pp. 702-705. cited by applicant

Suga, T., "Room-temperature bonding on metals and ceramics," Proceedings of the Second

International Symposium on Semiconductor Wafer Bonding: Science, Technology and Applications, The Electrochemical Society Proceedings, vol. 93-29 (1993), pp. 71-80. cited by applicant

Suga et al., "Surface activated bonding—an approach to joining at room temperature," Ceramic Transactions: Structural Ceramics Joining II, The American Ceramic Society, 1993, pp. 323-331. cited by applicant

Suga et al., "Surface activated bonding for new flip chip and bumpless interconnect systems," Electronic Components and Technology Conference, 2002, IEEE, pp. 105-111. cited by applicant

Suga, "UHV room temperature joining by the surface activated bonding method," Advances in science and technology, Techna, Faenza, Italie, 1999, pp. C1079-C1089. cited by applicant

Supplemental European Search Report dated Jun. 19, 2019 in European Application No. 17799846.5, 16 pages. cited by applicant

Takagi et al., "Effect of surface roughness on room-temperature wafer bonding by Ar beam surface activation," Japanese Journal of Applied Physics, 1998, vol. 37, Part 1, No. 1, pp. 4197. cited by applicant

Takagi et al., "Low temperature direct bonding of silicon and silicon dioxide by the surface activation method," Solid State Sensors and Actuators, 1997, Transducers '97 Chicago, 1997 International Conference, vol. 1, pp. 657-660. cited by applicant

Takagi et al., "Room-temperature bonding of lithium niobate and silicon wafers by argon-beam surface activation," Appl. Phys. Lett., 1999. vol. 74, pp. 2387. cited by applicant

Takagi et al., "Room temperature silicon wafer direct bonding in vacuum by Ar beam irradiation," Micro Electro Mechanical Systems, MEMS '97 Proceedings, 1997, IEEE, pp. 191-196. cited by applicant

Takagi et al., "Room-temperature wafer bonding of Si to LiNbO₃, LiTaO₃ and Gd₃Ga₅O₁₂ by Ar-beam surface activation," Journal of Micromechanics and Microengineering, 2001, vol. 11, No. 4, pp. 348. cited by applicant

Takagi et al., "Room-temperature wafer bonding of silicon and lithium niobate by means of argon-beam surface activation," Integrated Ferroelectrics: An International Journal, 2002, vol. 50, Issue 1, pp. 53-59. cited by applicant

Takagi et al., "Surface activated bonding silicon wafers at room temperature," Appl. Phys. Lett. 68, 2222 (1996). cited by applicant

Takagi et al., "Wafer-scale room-temperature bonding between silicon and ceramic wafers by means of argon-beam surface activation," Micro Electro Mechanical Systems, 2001, MEMS 2001, The 14th IEEE International Conference, Jan. 25, 2001, IEEE, pp. 60-63. cited by applicant

Takagi et al., "Wafer-scale spontaneous bonding of silicon wafers by argon-beam surface activation at room temperature," Sensors and Actuators A: Physical, Jun. 15, 2003, vol. 105, Issue 1, pp. 98-102. cited by applicant

"The effects of edge trimming—Engineering R&D Division, Operation V," DISCO Technical Review Mar. 2016, 3 pages. cited by applicant

Tong et al., "Low temperature wafer direct bonding," Journal of Microelectromechanical systems, Mar. 1994, vol. 3, No. 1, pp. 29-35. cited by applicant

Topol et al., "Enabling technologies for wafer-level bonding of 3D MEMS and integrated circuit structures," 2004 Electronics Components and Technology Conference, 2004 IEEE, pp. 931-938. cited by applicant

Uhrmann, T. et al., "Heterogeneous integration by collective die-to-wafer bonding," Chip Scale Review, Nov./Dec. 2018, vol. 22, No. 6, pp. 10-12. cited by applicant

Wang et al., "Reliability and microstructure of Au—Al and Au—Cu direct bonding fabricated by the Surface Activated Bonding," Electronic Components and Technology Conference, 2002, IEEE, pp. 915-919. cited by applicant

Wang et al., "Reliability of Au bump—Cu direct interconnections fabricated by means of surface

activated bonding method,” *Microelectronics Reliability*, May 2003, vol. 43, Issue 5, pp. 751-756. cited by applicant

Weldon et al., “Physics and chemistry of silicon wafer bonding investigated by infrared absorption spectroscopy,” *Journal of Vacuum Science & Technology B*, Jul./Aug. 1996, vol. 14, No. 4, pp. 3095-3106. cited by applicant

Xu et al., “New Au—Al interconnect technology and its reliability by surface activated bonding,” *Electronic Packaging Technology Proceedings*, Oct. 28-30, 2003, Shanghai, China, pp. 479-483. cited by applicant

Ceramic Microstructures: Control at the Atomic Level, Recent Progress in Surface Activated Bonding, 1998, pp. 385-389. cited by applicant

Michailos, Jean, “Future landscape for 3D Integration: from Interposers to 3D High Density,” 3d ASIP—Dec. 13-15, 2016, San Francisco Airport, USA, 46 pages. cited by applicant

Bush, Steve, “Electronica: Automotive power modules from On Semi,” *ElectronicsWeekly.com*, indicating an ONSEMI AR0820 product was to be demonstrated at a Nov. 2018 trade show, <https://www.electronicsworld.com/news/products/power-supplies/electronica-automotive-power-modules-semi-2018-11/> (published Nov. 8, 2018; downloaded Jul. 26, 2023). cited by applicant

Morrison, Jim et al., “Samsung Galaxy S7 Edge Teardown,” *Tech Insights* (posted Apr. 24, 2016), includes description of hybrid bonded Sony IMX260 dual-pixel sensor, <https://www.techinsights.com/blog/samsung-galaxy-s7-edge-teardown>, downloaded Jul. 11, 2023, 9 pages. cited by applicant

ONSEMI AR0820 image, cross section of a CMOS image sensor product. The part in the image was shipped on Sep. 16, 2021. Applicant makes no representation that the part in the image is identical to the part identified in the separately submitted reference BUSH, Nov. 8, 2018, *ElectronicsWeekly.com* (“BUSH article”); however, the imaged part and the part shown in the BUSH article share the part number “ONSEMI AR0820.”. cited by applicant

Sony IMX260 image, a first cross section of Sony product labeled IMX260, showing a hybrid bonded back side illuminated CMOS image sensor with a pad opening for a wire bond. The second image shows a second cross-section with peripheral probe and wire bond pads in the bonded structure. The part in the images was shipped in Apr. 2016. Applicant makes no representation that the part in the images is identical to the part identified in the separately submitted reference Morrison et al. (*Tech Insights* article dated Apr. 24, 2016), describing and showing a similar sensor product within the Samsung Galaxy S7; however the imaged part and the part shown in the Morrison et al. article share the part name “Sony IMX260 image.”. cited by applicant

“Die-to-Wafer Fusion and Hybrid Bonding,” EV Group, <https://www.evgroup.com/technologies/die-to-wafer-fusion-and-hybrid-bonding/>, printed Sep. 21, 2022, 8 pages. cited by applicant

“Photo Etching DBC for Power Circuits—Direct Bond Copper (DBC) on Ceramic Used for Power Circuits,” Conard Corporation, 2021, downloaded Nov. 9, 2021, <https://www.conardcorp.com/photo-etching-dbc-for-power-circuits/>, 2 pages. cited by applicant

Braunisch, H. et al., “High-speed performance of silicon bridge die-to-die interconnects,” 2011 IEEE, pp. 95-98. cited by applicant

Chung et al., “Room temperature GaAs—Si and InP—Si wafer direct bonding by the surface activate bonding method,” *Nuclear Instruments and Methods in Physics Research Section B: Beam Interactions with Materials and Atoms*, Jan. 2, 1997, vol. 121, Issues 1-4, pp. 203-206. cited by applicant

Chung et al., “Wafer direct bonding of compound semiconductors and silicon at room temperature by the surface activated bonding method,” *Applied Surface Science*, Jun. 2, 1997, vols. 117-118, pp. 808-812. cited by applicant

Farrens et al., “Chemical free room temperature wafer to wafer direct bonding,” *J. Electrochem. Soc.*, The Electrochemical Society, Inc., Nov. 1995, vol. 142, No. 11. pp. 3949-3955. cited by

applicant

Khan et al., “Technologies for printing sensors and electronics over large flexible substrates,” IEEE Sensors Journal, Jun. 2015, vol. 15, No. 6, pp. 3164-3185. cited by applicant

Lei, W.S. et al., “Die singulation technologies for advanced packaging: A critical review,” J. Vac. Sci. Technol. B 30(4), Apr. 6, 2012, Jul./Aug. 1012, pp. 040801-1-040801-27. cited by applicant

NASA SBIR/STTR Technologies, Proposal No. 09-1 S5.05-9060—Reliable Direct Bond Copper Ceramic Packages for High Temperature Power Electronics, Contract No. NNX10CE23P, PI:

Ender Savrun, PhD, Sienna Technologies, Inc.—Woodinville, WA, 1 page. cited by applicant

Reiche et al., “The effect of a plasma pretreatment on the Si/Si bonding behaviour,”

Electrochemical Society Proceedings, 1998, vol. 97-36, pp. 437-444. cited by applicant

Urteaga, M. et al., “THz bandwidth InP HBT technologies and heterogeneous integration with Si CMOS,” 2016 IEEE Bipolar/BiCMOS Circuits and Technology Meeting (BCTM), 2016, pp. 35-

41, doi: 10.1109/BCTM.2016.7738973. cited by applicant

Primary Examiner: Geyer; Scott B

Attorney, Agent or Firm: Knobbe, Martens, Olson & Bear, LLP

Background/Summary

PRIORITY CLAIM AND CROSS-REFERENCE TO RELATED APPLICATION (1) This application is a continuation of U.S. patent application Ser. No. 17/586,236, filed Jan. 27, 2022, which is a continuation of U.S. patent application Ser. No. 16/413,429, filed May 15, 2019, which claims the benefit under 35 U.S.C. § 119(e)(1) of U.S. Provisional Application No. 62/671,917, filed May 15, 2018, the contents of each of which are hereby incorporated by reference in their entirety.

INCORPORATION BY REFERENCE TO ANY PRIORITY APPLICATIONS

(1) This patent application claims the benefit of priority to U.S. Provisional Patent Application No. 62/671,917 to Enquist et al., filed May 15, 2018 and incorporated by reference herein, in its entirety.

BACKGROUND OF THE INVENTION

Field of the Invention

(2) Conventional microelectronic packaging technologies dice wafers into individual integrated circuit microchips (“dies”) and then package the dies, or arrange the dies onto horizontal substrates and into vertical stacks that make up microelectronics packages, such as 3-dimensional ICs (“3DICs”). Separately, the fabrication processes that form the IC dies on semiconductor wafers in the first place use fabrication technologies in foundry environments that differ from the packaging environments and associated packaging techniques used in micropackaging houses. Micropackage design is a somewhat different science than wafer fabrication design, each using respective processes and materials. Conventional wafer level packaging (WLP) creates some packaging of the dies while still on the wafer, before dicing into individual micropackages, while conventional fan-out wafer level packaging (FOWLP) places a layer of known-good-dies on a carrier wafer or panel and creates a fan-out area around the dies with molding material. A redistribution layer then fans the leads of the dies out onto the larger footprint of the molding material around the dies in the single layer, and may array connective solder balls on the larger footprint.

(3) Both fabrication of dies and micropackaging of the fabricated dies into 3DICs and interposers seek to be more efficient and cost effective, while providing more electronic circuits and more computing power in smaller and smaller packages. Constructing a microelectronics package can

adopt novel structures not constrained by the usual planarity of semiconductor fabrication on horizontal surfaces of wafers. Thus, micropackaging often uses a wider variety of materials in the construction of 3DICs and interposers, such as plastic encapsulants, polymers, and structural substrate materials that are not limited to silicon and other semiconductors. Despite their common theme of making and using IC dies, the practices of conventional semiconductor fabrication and conventional microelectronics packaging are traditionally distinct and separate, albeit related, technologies.

Description

BRIEF DESCRIPTION OF THE DRAWINGS

- (1) Certain embodiments of the disclosure will hereafter be described with reference to the accompanying drawings, wherein like reference numerals denote like elements. It should be understood, however, that the accompanying figures illustrate the various implementations described herein and are not meant to limit the scope of various technologies described herein.
- (2) FIG. 1 is a diagram showing the start of a process for direct-bonding dies of a first footprint size to dies of a second footprint size in a wafer level process.
- (3) FIG. 2 is a diagram showing a continuation of the process of FIG. 1, for direct-bonding dies of a first footprint size to dies of a second footprint size in a wafer level process.
- (4) FIG. 3 is a diagram of example devices showing routing and interconnect variations in devices made by direct-bonding dies of a first footprint size to dies of a second footprint size in a wafer level process.
- (5) FIG. 4 is a diagram of an example micropackage and molding encapsulation fabricated by direct-bonding dies of a first footprint size to dies of a second footprint size in a wafer level process.
- (6) FIG. 5 is a diagram of a process for producing multilayered structures of stacked dies, wherein variegated dies of the various layers have various sizes, types, and dimensions.
- (7) FIG. 6 is a diagram of example interposers with variegated dies in multiple layers on one or both sides of the interposers by direct-bonding dies of a first footprint size to dies of a second footprint size in a wafer level process.
- (8) FIG. 7 is a diagram of a first example backside illuminated image sensor structure.
- (9) FIG. 8 is a diagram of a second example backside illuminated image sensor structure.
- (10) FIG. 9 is a diagram of a third example backside illuminated image sensor structure.
- (11) FIG. 10 is a diagram of a fourth example backside illuminated image sensor structure.
- (12) FIG. 11 is a diagram of a first example front-side illuminated image sensor structure.
- (13) FIG. 12 is a diagram of a second example front-side illuminated image sensor structure.
- (14) FIG. 13 is a flow diagram of an example method of fabricating direct-bonded stacked die structures in a wafer level process.

DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENT

(15) Overview

(16) This disclosure describes stacked devices and associated methods of fabrication. Systems and methods described herein enable die-to-wafer (D2W) or chip-to-wafer (C2W) techniques to bond layers of dies of various physical sizes, form factors, and foundry nodes (process nodes, technology nodes) to a semiconductor wafer, to interposers, or to boards and panels (all of these may be referred to herein as “substrates”). The example systems and methods enable 3D stacking of variegated dies by direct hybrid bonding within a wafer level packaging flow (WLP), including fan-out versions of 3D die stacks consisting of dies with different footprints—at the level of wafer level packaging. The systems and methods enable direct-bonding of layers of variegated dies mixed and matched from various different foundry nodes (process nodes, technology nodes), different

form factors, different wafer sizes, and different package physical sizes into vertical stacks within a single micropackage at wafer level, with the benefits of high interconnect density and space-saving provided by the direct hybrid bonding. If the micropackage is an interposer, the interposer can have the variegated dies on one or both sides, including dies of different geometries stacked vertically on one or both sides. Interposers bearing multiple types of dies of various physical sizes and foundry nodes, including stacks of such dies, can then be bonded to a semiconductor wafer, in one example scenario.

(17) Conventional wafer-to-wafer bonding usually implies that chip dimensions are identical for the vertical wafer layers being bonded, but the yield decreases dramatically with the number of layers because individually defective dies on the wafers being stacked make an entire individual vertical stack defective. The example systems and methods described herein allow mixing and matching of variegated dies from different wafer sizes and different foundry technologies to be picked and placed on a substrate (such as a wafer), and further allows these variegated dies of different physical dimensions to form stacked layers, all through direct-bonding techniques that provide high-density signal connections and smaller packages.

(18) These example systems and methods enable creation of micropackage architecture in which conventionally incompatible dies picked from wafers that differ from each other in technology, foundry node, wafer size, and form factor can be bonded together in the same micropackage at wafer level without much restriction, given a common interconnect interface between any two units being direct-bonded together. The example systems and methods also provide the advantage of high yield production, since variegated dies selected from different sources for direct-bonding and stacking to a wafer or interposer can be known-good-dies (KGDs).

(19) A foundry node (“technology node,” “process node,” “process technology,” or simply “node”) refers to a specific semiconductor manufacturing process and its design rules, and generally refers to a minimum feature size. Different nodes imply different architectures and circuits from different generations of the technology. Essentially, technology node refers to the physical size of the transistor being fabricated. The more recent the technology node, the smaller the transistors, with more transistors per unit area, which in turn provides faster switching, less energy use, and cooler operation than a previous version of the same technology node. Thus, smaller technology nodes generally have smaller feature sizes: smaller transistors that are faster and more power-efficient than those made according to an earlier node.

(20) Silicon wafer diameter nodes, a different designation than foundry nodes, have progressed in the other direction, from smaller to larger. Recent silicon wafer diameter nodes are 150 mm, 200 mm, and 300 mm, with 450 mm on the horizon. Larger semiconductor wafers reduce the manufacturing cost per transistor by raising the integration level through device scaling and other factors such as improvement in production yield because of non-defect rate, and increased throughput in production volume per unit of time. As the area of wafer surface increases, the number of semiconductor dies obtainable from a wafer also increases, reducing the production cost per die. Larger, more recent wafer sizes tend to incorporate the latest technology nodes (smaller feature sizes). Between different possible semiconductor wafer size nodes, and different foundry nodes (“technology nodes” or “process nodes”), the physical sizes and electronic feature sizes of the resulting dies can vary greatly. These different dies from different size semiconductor wafers and made according to different foundry nodes are referred to herein as “variegated dies,” that is, dies of different physical dimensions and different feature and technology sizes.

(21) In an implementation, an example process described herein direct-bonds the variegated dies of various physical sizes, form factors, and/or foundry nodes to wafers of same or different size origin or foundry node, filling in lateral spaces caused by differences in physical sizes and form factors with a molding material to fill and complete a given horizontal bonding layer. This can be accomplished at wafer level. The molding material may be a molding compound, a resist material, a glass, a silicon spacer material, or a thermally conductive compound. The interstitial molding

material may be extremely thin vertically, matching the layer's vertical thickness determined by the heights of the dies being direct-bonded in that layer. The particular bonding layer of dies and molding may then be planarized with chemical-mechanical planarization (CMP) or other polishing technique at wafer level to prepare for a next bonding layer of variegated dies from various foundry nodes and wafer sizes to be direct-bonded to the previous layer. The example process allows continued stacking of the variegated dies and interstitial molding within each bonding layer, to make vertical stacks of the variegated dies in a microelectronics package.

(22) Conductive through-vias, interconnects, and/or leads can be disposed in the molding material disposed laterally between the variegated dies of a given direct-bonding layer of dies. This allows horizontal fan-out of the leads of dies of a given layer, and also allows vertical transmission of signals between adjacent layers of dies, or through multiple layers of dies, without necessarily having to create any vias through the dies themselves.

(23) The coefficient of thermal expansion (CTE) of the molding material used in the example systems and methods aims to match the CTE of silicon or other semiconductor substrate material in use. This match of the CTEs between semiconductor and molding makes the molding material amenable to expansion and contraction of the semiconductor material caused by thermal fluctuations during further steps of the fabrication process, and also amenable to thermal fluctuations during operation of the micropackage when in use as a “chip” in an end device. Likewise, the hardness, density, friability, and other physical characteristics of the molding material is ideally formulated to match those of silicon or other semiconductor, so that CMP and other polishing and finishing processes cannot distinguish between the molding material and the semiconductor, for purposes of polishing to a flat or ultra-flat surface that is free from significant dishing and rounding; and so immediately available for further direct-bonding steps in construction of vertical stacks of the variegated dies.

(24) In an implementation, since “direct-bonding” is the only bonding process used between dies, between dies and wafer, and between dies and interposer, then intervening connection structures such as ball grid arrays may be eliminated to save space. In an implementation, direct-bonding between dies, or between dies and wafer, can be between native interconnects of the logic circuits and other native circuits of the dies and wafers. This use of native interconnects direct-bonded together can save even more space, since in some cases standard interfaces may be eliminated during design of the variegated dies themselves.

(25) Suitable direct-bonding techniques prepare surfaces for molecule-to-molecule, covalent, ionic, and/or metallic bonding between like materials on each side of the direct-bonding interface. For example, freshly prepared flat surfaces of copper metal (Cu) may bond to each other upon contact with or without pressure and heat, forming copper diffusion bonds, metal-to-metal bonds, and the like. Zibond® brand direct-bonding is one example direct-bonding technique for dielectrics, oxide materials, and other nonmetals (Xperi Corporation, San Jose, CA). Zibond® direct-bonding is a room temperature wafer-to-wafer or die-to-wafer direct-bonding technique. DBI© brand hybrid bonding, is an example direct-bonding technique for joining nonmetal (e.g., dielectric) surfaces that also have metal interconnects to be joined together in the same planar bonding interface (Xperi Corporation, San Jose, CA). The DBI direct hybrid bonding may be accomplished in one operation, in which oxide dielectric surfaces direct-bond together first, at room temperature, and then metal interconnects on each side of the bonding plane direct-bond together during an annealing phase at slightly or moderately elevated temperatures.

(26) The molding material introduced above, when used as a filler or plastic encapsulant, is conventionally found in micropackaging technologies, and is also used for making reconstituted wafers having a layer of chips or dies diced from a first wafer, and then joined to a second carrier wafer or panel in a single layer on the wafer or panel. In micropackaging, such molding materials and various fillers may be put to use in layers of a few mils (a mil is one-thousandth of an inch or 0.001 inch), and up to far greater thicknesses in construction of a 3DIC.

(27) The molding material suitable for the example systems and processes described herein is applied to fill-in lateral spaces between dies but in much thinner vertical layers than used for reconstituting wafers, at a vertical height suitable for the dies in the layer being direct-bonded to a previous layer. This molding material may be only a few microns thick (25.4 microns=1 mil), depending on the dimensions and form factor of the dies being direct-bonded to wafers and to other dies. The molding material is recruited to the wafer fabrication environment to make ultra-flat surfaces for direct hybrid bonding between layers of variegated dies. Whereas a conventional process for making a reconstituted wafer is limited to using the molding material as an encapsulant, the example processes herein are able to use the molding material to make surfaces suitable for direct-bonding stacks of variegated dies within the scope of the wafer level semiconductor fabrication process itself.

(28) Example systems and methods are not limited to front-to-front direct hybrid bonding of dies to wafers, and front-to-front direct hybrid bonding of dies to other dies. Although front-to-front examples of stacked structures may be shown and described representatively herein, the direct bonding of dies to wafers or dies to dies according to the example system and methods described herein may be front-to-front, front-to-back, or back-to-back, when these possible configurations are desired in a given scenario. The use of handle wafers with intermediate temporary bond and debond steps may be used to present a back surface for bonding.

(29) Example Stacked Structures

(30) In FIG. 1 and in all the figures described herein, the layers illustrated are not shown to relative scale. For example, layers of dielectric material and silicon that provide bonding layers and direct-bonding surfaces are shown with exaggerated thickness for the sake of illustration and description, and to emphasize their presence and their various features. Some of these layers of materials may be extremely thin layers, coatings, or deposits in actual microelectronic devices.

(31) In FIG. 1 and all the figures described herein, the various dies may be shown as direct-bonded to each other face-to-face, with direct hybrid bonding of both dielectric surfaces and metal interconnects between the dies at the bonding interfaces but the stacked structures shown and the related processes are not limited to face-to-face direct bonding of the dies. The dies on adjacent vertical layers of the example stacked structures may also be direct-bonded face-to-back and back-to-back in addition to the face-to-face direct bonding of the dies in the layers of the stacked structures.

(32) FIG. 1 shows the start of an example process for making a microelectronic device using a wafer level process, including die-to-wafer (D2 W) techniques. A substrate, such as a wafer, has first dies **102** in a first layer **104**, and at least some of the first dies **102** have a first footprint size and specific physical dimensions. Second dies **106** in a second layer **108** include dies with a second footprint size and/or different physical dimensions than the footprint size and physical dimensions of the first dies **102** in the first layer **104**.

(33) Dies **102** in the first layer **104** have a front side layer of metal **110** providing electrical contacts and/or redistribution traces for integrated circuits of the dies **102**. The metal contacts **110** can be built up into a bonding layer with interconnects for direct-bonding to the second dies **106**, or in some cases the metal contacts **110** can be bonded directly to the second dies **106** without further buildup of redistribution layers (RDL) or further vertical extension using through-vias.

(34) Likewise, the second dies **106** residing in the second layer **108** have a respective layer of metal **112** for making electrical contacts that can be built up through redistribution layers (RDL) or by vertical extension by through-vias, or in some cases direct-bonded directly to the first dies **102**.

(35) In one implementation, dielectric (or silicon) layers **114** & **116** are added to respective dies **102** & **106** to make direct hybrid bonding surfaces. In the through-vias (e.g., **118** & **120**) or other interconnects or redistribution conductors rise vertically through the dielectric layers **114** & **116** to metal bonding pads **122** & **124** on the surfaces of the respective dies **102** & **106** for eventual direct-bonding at a bonding interface **126**.

(36) In FIG. 2, continuing the example process, the dielectric surfaces **114** & **116** and the respective metal bonding pads **122** & **124** all participate in direct hybrid bonding at the bonding interface **126**. The two respective dielectric surfaces **114** & **116** direct-bond to each other in dielectric-to-dielectric direct bonding, while the metal bonding pads **122** & **124** direct-bond to each other in metal-to-metal direct bonding, during an annealing phase of the same direct hybrid bonding operation, for example.

(37) The first dies **102** of the wafer, or on a substrate, may be memory dies, sensor image dies, or other kinds of dies of various types and sizes. The second dies **106**, with different physical dimensions and/or different footprints than the first dies **102**, may be logic dies or other dies to be communicatively coupled with the first dies **102**. Thus, the first dies **102** and the second dies **106** may be mixed and matched from different wafer sizes, different foundry nodes (process nodes, technology nodes), different footprints, different functionalities, different physical sizes, and so forth, referred to hereinafter as variegated dies.

(38) In a next step, a molding material **200** is applied to at least partially fill-in spaces that occur horizontally between the second dies **106** in the second layer **108**. The molding material **200** ideally has a similar coefficient of thermal expansion (CTU) as the dies **106** or dielectric **116** (or silicon) that the molding material **200** is intervening between. The molding material may be a compound such as a filler material, a resist compound, silicon, a high thermal conductivity compound, formed diamond, deposited diamond, formed aluminum nitride, deposited aluminum nitride, a material with a coefficient of thermal expansion (CTE) close to a CTE of silicon, a packaging material, or a board material, for example.

(39) At this point in the example process, the wafer or substrate on which the first dies **102** reside may be thinned **202**, especially if the second layer of dies **106** is the only layer to be direct-bonded to the layer of first dies **102**.

(40) FIG. 3 shows various ways in which first dies **102** of a wafer, carrier, or substrate that have been direct-bonded to second dies **106** of different size, footprint, wafer-origin, and/or foundry node can be interconnected externally, outside their own micropackage.

(41) In example micropackage **300**, a metallization layer **302** of the first dies **102** has pad areas available that can be etched out of each die **102** (or wafer or substrate) to make electrical contacts, either for external connection or for continuance of the fabrication of the micropackage **300**.

(42) In example micropackage **304**, through silicon vias (TSVs) **306** are made through the first dies **102** to enable backside electrical connection at backside contact pads **308**, for example, and/or construction of redistribution layers (RDLs) on the backside of the dies **102** or thinned wafer hosting the dies **102**.

(43) In example micropackage **310**, through-silicon vias (TSVs) **312** are made through the second dies **106** to enable electrical connection at backside contact pads **314** of the second dies **106**, for example, and/or to connect with redistribution layers (RDLs) to be fabricated on the backsides of the second dies **106**.

(44) Through-vias **316** may also be constructed to pass through the molding material **200** that has been applied to at least partially fill the spaces between dies **106** of a given direct-bonded layer. Such through vias **316** & **318** through the molding material **200** can extend to either side of the entire micropackage **310**. Through-vias **320** can also extend from the contact pads **122** of the first dies **100**, through the molding material **200**, to the backside of the second dies **106** or beyond (if there are additional direct-bonded layers of dies). Similarly, through-vias **322** can extend all the way through the entire example micropackage **310**, including through the molding material **200**, from one side of the example micropackage **310** to the other.

(45) In example micropackage **324**, various through-silicon vias (TSVs) **306** & **312** and various through-vias **316** extending through the molding material **200** can extend from the contact pads of dies **102** & **106** from multiple layers of the micropackage **324**, to both front and back sides of the microelectronics package **324**, traversing through the molding material **200** as needed.

(46) FIG. 4 shows another example microelectronics package **400** with molding material between dies also encapsulating the dies or filling out package dimensions. First dies **402** of a first type, first footprint, and first dimensions are direct-bonded to dies **404** of a second type, second footprint, and second dimensions, with intervening dielectric bonding layers **114** & **116**. The dies **402** & **404** are physically and electrically connected by direct hybrid bonding, in which the dielectric layers **114** & **116** direct-bond to each other with dielectric-to-dielectric direct bonds, and metal interconnects, pads, and/or vias direct-bond to each other across the bonding interface with metal-to-metal direct bonds.

(47) In this embodiment, a molding material **406** is applied to at least partially fill-in spaces that occur horizontally between the second dies **404**. The molding material **406** also forms a layer **408** above the top of the second dies **404**, to encapsulate the dies **404**, complete the package, fill a void, and/or to form a filler layer **408** for continuing fabrication of the micropackage **400** above the top of the layer **408** of the molding material **406**. The molding material **406** may also fill-in vertical spaces above some dies **404** of the second layer that are shorter in vertical height than other dies **404** of the second layer. Conductive leads of the shorter second dies **404** may be extended with through-vias to a top surface of the second layer of dies **404**, or to a next layer of dies, or to an outside surface of the example micropackage **400**.

(48) The molding material **406** ideally has a similar coefficient of thermal expansion (CTU) as the dies **404** or dielectric **116** (or silicon) that the molding material **406** is intervening between and/or encapsulating. The molding material **406** may be a compound such as a filler material, a resist compound, silicon, a high thermal conductivity compound, formed diamond, deposited diamond, formed aluminum nitride, deposited aluminum nitride, a material with a coefficient of thermal expansion (CTE) close to a CTE of silicon, a packaging material, or a board material, for example.

(49) Through vias **410** & **412** & **414** & **416** can extend from any contact pads of any of the dies **402** & **404** in the micropackage **400** to any side of the micropackage **400** for external connection, traversing through the molding material **406** as needed.

(50) The first dies **402** and/or the molding material **406** may be thinned as needed for further layering or packaging.

(51) FIG. 5 show an example process for making a microelectronic device **500** with variegated dies direct-bonded in multiple layers. The variegated dies of FIG. 5 can be logic dies, image sensor dies, high bandwidth memory (HBM) dies, and so forth.

(52) In FIG. 5, all direct bonds or direct hybrid bonds shown between dies can be direct bonds formed between surfaces of the dies themselves, or can be direct bonds formed via one or more intervening dielectric bonding layers (not shown explicitly). The dielectric bonding layers (not shown in FIG. 5) can contain metal interconnects or through-vias for vertically extending electrical contacts through the dielectric bonding layers. Examples of dielectric bonding layers **114** & **116** can be seen in FIGS. 1-2.

(53) A substrate, carrier or wafer **100** has first dies **102**, and at least some of the first dies **102** have a first footprint size and specific physical dimensions. Second dies **106** with a second footprint size and/or different physical dimensions than the footprint size and physical dimensions of the first dies **102**.

(54) Contact pads of the dies, electrical connections, interconnects, fan-out lines, redistribution traces, and redistribution layers (RDLs) are not shown explicitly in FIG. 5, but leads of the dies **102** & **106** are direct-bonded together across the bonding interfaces either directly, or through vertical interconnects in dielectric bonding layers between the dies **102** & **106**.

(55) Molding material is placed horizontally between the dies **106** to at least partly fill the empty spaces between the dies **106**.

(56) The top surface of the second dies **106** and the molding material can be planarized to make a surface for direct bonding or direct hybrid bonding another layer of variegated dies on top of the second dies **106**. The planarization can be chemical mechanical polishing (CMP) to impart flatness

and surface characteristics sufficient for direct bonding.

(57) Third dies **500** can be direct bonded or direct hybrid bonded to the second dies **106**. The third dies **500** can be variegated dies with footprints, foundry nodes, wafer origins, functionalities, and physical dimensions different than second dies **106**, and may also be different than the first dies **102**. The various dies **102** & **106** & **500** do not have to be different from each other in size, footprint, foundry node, functionality, and so forth, but the example process shown in FIG. 5 makes such stacking of variegated dies **102** & **106** & **500** possible in a wafer level process.

(58) Another round of molding material, which may be the same material or a different material than molding material used in the second layer, is applied between the third dies **500** in the third layer to at least partly fill the empty spaces horizontally between the dies **500** of the third layer. The top surfaces of the third dies **500** and the molding material of the third layer are planarized to make a surface for direct bonding or direct hybrid bonding another layer of variegated dies, if desired, on top of the third layer of dies **500**. The planarization can be chemical mechanical polishing (CMP) to impart flatness and surface characteristics sufficient for direct bonding.

(59) The process can continue with direct-bonding or direct hybrid bonding of each new layer of variegated dies, filling-in intervening spaces between dies of each new layer with molding material, and then planarizing the top of the dies and the molding material for direct bonding of the next layer of dies.

(60) Dies **102** in the first layer **104** have a front side layer of metal **110** providing electrical contacts and/or redistribution traces for integrated circuits of the dies **102**. The metal contacts **110** can be built up into a bonding layer with interconnects for direct-bonding to the second dies **106**, or in some cases the metal contacts **110** can be bonded directly to the second dies **106** without further buildup of redistribution layers (RDL) or further vertical extension using through-vias.

(61) Although not shown in FIG. 5, conductive through-vias, conductive interconnects, leads, redistribution traces, fan-outs, and redistribution layer (RDLs) can be routed in the microelectronics package, including through the molding materials **510** & **518**, to connect the dies **502** & **506** & **514** to each other, and/or to contact pads on the outside of the microelectronics package.

(62) FIG. 6 shows different example configurations of interposer devices built according to the processes described herein. The example interposers can be used in 2.5 D integrated circuit technology, for example, to provide several benefits.

(63) First, variegated dies of various different footprint sizes, types, foundry nodes, wafer origins, physical dimensions, and so forth, can be mixed and matched not only on one side, but on both sides of an interposer substrate that is silicon, organic, or other material. The included variegated dies can be bonded together into the interposer package with direct bonding techniques instead of solder ball arrays, for example, although solder ball arrays are not excluded. The direct bonding or direct hybrid bonding can create ultra-high density routing between dies. Moreover, KGDs (known good dies) can be used to construct the example interposers, increasing production yield.

(64) The interposers can then be reconstituted onto a semiconductor wafer, or other silicon or organic substrate, for example, or onto the package substrate of microelectronic devices making an efficient way to create such micropackages using wafer level processes to provide smaller size and higher bandwidth, and with less expensive techniques than are possible with conventional ball grid array interconnects and conventional wafer reconstitution processes.

(65) The example interposers shown and described can help to decrease interconnection length between multiple dies assembled on the example interposers. This increases the number of interconnection routes for the interposer with stacked structure of variegated dies, saves power consumption, decreases latency, and increases bandwidth compared to conventional interposers.

(66) A first example interposer **601** has an interposer substrate **600** with a first layer of dies **602** and a second layer of different dies **604** direct-bonded to the first layer of dies **602**. A molding material **606** at least partly fills-in the spaces between the dies **604** in the second layer. The molding material **606** may also continue horizontally over the dies **604** to encapsulate the dies **604** (not shown) and

complete the interposer package. The interposer **600** may use one or more redistribution layers (RDLs) **608** to distribute or fan-out traces. Interconnects and through-vias **610** can be leveraged anywhere in the package, including through the molding material **606** depending on application and need (not shown). The example through-vias **610** can also pass through the interposer substrate **600** and connect to a package substrate, to a wafer, or even to another interposer via contact pads disposed on an external surface of the interposer substrate **600**, for example (not shown).

(67) A second example interposer **611** with an interposer substrate **612** has a layer of first dies **614** of a first type, and a layer of second dies **616** of a second type direct-bonded to the first dies **614**. The dies **614** & **616** may differ from each other in footprint size, functionalities, physical size, foundry node, wafer origin, and in many other specifications, but can be combined together in a wafer level process using the molding material **618** to make direct-bondable layers for making multiple levels of stacked dies **614** & **616** . . . n, in the example interposer. The interposer **611** may interface with a wafer or other devices via its interposer substrate **612** or via die **616** positioned to present front contacts of backside TSV reveals to the interface (not shown).

(68) A third example interposer **621** has an interposer substrate **620**, a layer of first dies **622** of a first type on distribution lines **623** or on one or more RDLs, for example, and a second layer of dies **624** of a second type direct-bonded to the first layer of dies **622**. The dies **622** & **624** do not have to be different types, they can be the same type of die, but the example process and structures allows the dies **622** & **624** to be very different from each other. A molding material **625** fills-in spaces between dies **624** of the second layer and can also encapsulate (not shown) the dies **624** or can encapsulate (not shown) the entire top side of the interposer package **621**.

(69) On an opposing side of the interposer substrate **620**, a third layer of dies **626** are bonded and electrically connected if applicable, with another molding material **627** or the same molding material used above filling in spaces between dies **626**. A fourth layer of dies **628**, which is the second layer on this opposing side of the interposer substrate **620** are direct-bonded to the third layer of dies **626**, with another molding material **629** filling-in spaces between the dies **628** of the fourth layer and can also encapsulate (not shown) the dies **628** or can encapsulate (not shown) the entire bottom side of the interposer package **621**. Through-vias, distribution traces, and contact pads can be disposed anywhere in, or on the outside of the interposer package **621**, traversing any of the molding material **625** & **627** & **629** as needed for routing. Thus, the interposer package **621** can interface with a wafer or other devices via either top or bottom connections, or both.

(70) The example interposers **601** & **611** & **621** can be used to make high bandwidth memories (HBM), with high density routing. Memory dies can be stacked on the interposers along with dies providing the main processor and HBM controller. The example interposers **601** & **611** & **621** can also be used for other high performance computing applications, artificial intelligence (AI), graphic processors, image sensors, and other applications.

(71) Example Image Sensor Structures and Processes

(72) Example image sensor devices are now described as example embodiments of the stacked die structures and associated processes shown and described above in FIGS. **1-6**. Both backside illuminated and front-side illuminated image sensors and associated methods of fabrication are described using the processes of making stacked die structures of FIGS. **1-6**.

(73) Front-side illumination refers to light entering photo diode elements through a (BEOL) layer of metal wiring built on the front side of the photo diode elements. A bond interface with a logic chip is on the backside of the photo diode elements die, faced away from the incoming light. Back-side illumination refers to light entering the photo diode elements on the side of the backside of the photo diode elements die, with the BEOL metal wiring layer on the opposing front side of the photo elements die. The BEOL metal wiring layer (on the front side, away from the incoming light) faces the bond interface with the logic chip.

(74) This disclosure is not limited to the use of image sensor wafers and is more generally applicable to semiconductor wafers, for example CMOS wafers, which have a BEOL front side

disposed on an active device layer which can be facing toward or away from a bond interface.

(75) FIG. 7 is a diagram of a first example backside illuminated image sensor structure **700**.

Generally, the example backside illuminated image sensor structure **700** can be made by direct hybrid bonding of logic dies **702** of a first footprint size, to a front side of an image sensor wafer **704** in a die-to-wafer (D2 W) process, and optionally filling-in spaces between the logic dies **702**, either fully or partly, with a molding compound **706**, a resist material, a silicon spacer material, glass, or a thermally conductive compound, for example. The direct hybrid bonding between photo diode element dies on the image sensor wafer **704** and the logic dies **702** may be intermediated by dielectric layers **708** & **710** with through-vias **712** & **714** and contact pads **716** & **718** suitable for direct hybrid bonding.

(76) The image sensor wafer **704** may be a 200 millimeter wafer, or of other size, and the logic dies **702** can also be of various sizes, for example logic dies **702** from a 300 millimeter wafer, for example.

(77) The direct hybrid bonding can be a direct bond interconnect (DBI®) hybrid bonding process, for example, or other process that direct-bonds dielectric surfaces together while direct-bonding the metal contact pads **716** & **718** together in steps of the same direct-bonding operation.

(78) A support carrier (not shown in FIG. 7) may optionally be direct bonded to at least the logic dies **702** using an intervening dielectric, for example. Imaging layers such as a color filter array **720** and on-chip lens **722**, for example, may be deposited, bonded or direct-bonded to the image sensor wafer **704**.

(79) Last metal contact areas **724** & **726** may be etched out to make package interconnects, or other interconnect methodologies may be implemented through routing lines and through-vias, including routing lines and through-vias directed through the molding material **706**.

(80) An example process for making the example backside illuminated image sensor structure **700** includes obtaining an image sensor wafer **704** that has photo-diode arrays or pixel arrays, the arrays of a first size. The example process creates microcircuits and bonding pads on a front-side of the image sensor wafer **704**, the bonding pads suitable for direct hybrid bonding. The process continues with obtaining a logic die **702** of a second size, for example, the second size can be smaller than the first size of the photo-diode arrays or the pixel arrays of the image sensor wafer **704**. Microcircuits and bonding pads for direct hybrid bonding are also made on the logic die **702**.

(81) Next, the example process joins the logic die **702** to at least one photo-diode array or pixel array of the image sensor wafer **704** with a hybrid bonding technique to form a mechanical and electrical connection between the bonding pads of the logic die **702** and the bonding pads of the image sensor wafer **704**.

(82) The molding material **706** may be added to extend the logic die, which may have a variety of sizes, to match the larger size of the photo-diode array or pixel array when needed, or to partially or fully fill in horizontal spaces in the horizontal layer containing the logic die(s) **702**. The molding material **706** can be a molding compound, passive silicon, a glass, a thermally conductive material, or other suitable material. The filler material may also be formed or deposited diamond, formed or deposited aluminum nitride, a material with a coefficient of thermal expansion (CTE) close to a CTE of silicon, a packaging material, and a board material, for example. The molding material **706** may have a high thermal conductivity, and may extend below the logic dies **702** to dissipate heat and hot spots in the image sensor wafer **704** (not shown). The molding material **706** may also extend below the logic dies **702** to add mechanical strength to the layer of the logic dies **702** (not shown). If passive or dummy silicon is the filler material, the silicon may be applied as a spin coating, for example.

(83) Structure **700'** shows a variation of the example backside illuminated image sensor package **700'**, in which access to the bonding pads **726** & **726** is obtained through vias created on the front side of the image sensor package **700'**.

(84) In the example process, the joining may direct-bond logic dies **702** of one size, from a 300

millimeter wafer, for example, to image sensors **704** on a 200 millimeter image sensor wafer **704**, for example. The direct-bonding can additionally be a direct hybrid bonding process, such as a direct bond interconnect (DBI®) hybrid bonding process for fine-pitch hybrid bonding. The bonding can also be a direct oxide bonding process, such as oxide bonding in the context of TSVs, for the electrical interconnects. A suitable example oxide bonding technique for this scenario can be a ZiBond® direct oxide bonding process, for example, or another direct-bonding process. The photo-diode arrays or pixel arrays of the image sensor wafer **704** may comprise CMOS image sensors (CIS), or other types of image sensors.

(85) The logic dies **702** may include logic driver circuitry or memory, such as DRAM, or both logic driver circuitry and DRAM memory for the photo-diode arrays or pixel arrays. The photo-diode arrays or pixel arrays are on a backside of the image sensor wafer **704** for BSI implementations, and the example process may include thinning the backside of the image sensor wafer **704**.

(86) The example process continues with depositing the color filter array **720** and an on-chip lens **722** onto the thinned backside of the image sensor wafer **704**. Then, the process includes creating openings to the contact pads **724** & **726** of the photo-diode arrays or pixel arrays through a backside of the image sensor wafer **704**. The contact pads **724** & **726** are usually chip-to-package bonding sites. In a variation, openings to the bonding pads **724** & **726** can also be made from the front-side **728** of the image sensor package, an in example backside illuminated image sensor structure **700'**. In structure **700'**, the openings to the contact pads **724** & **726** are made through the molding material **706** to the front-side **728** of the image sensor wafer **704**. In another implementation, the openings to the contact pads **724** & **726** are made through a bond via array (BVA) process.

(87) FIG. **8** shows a second example backside illuminated image sensor structure **800** & **802**. A reconstituted wafer **800** is fabricated by bonding logic dies **804** & **806** and vertically shorter logic die **808**, for example, to a carrier wafer **809**. The logic dies **804** & **806** & **808** and carrier **809** may optionally be bonded or adhered to a back support **810** for extra strength if desired. Horizontal spaces between the logic dies **804** & **806** & **808** are at least partially filled with a molding material **812**. A direct hybrid bonding layer **816** of dielectric material and metal interconnects tops off the reconstituted logic package **800**.

(88) In an image sensor portion **802** of the package, an image sensor wafer **814** of optionally different size and foundry origin than the logic dies **804** & **806** & **808** is surmounted by a color filter array **820**, and an on chip lens **822**. The image sensor wafer **814** is thinned, and a direct hybrid bonding layer **818** of dielectric and metal interconnects is added. The reconstituted logic part of the package **800** and the image sensor portion of the package **802** are now direct hybrid bonded together to make the backside illuminated image sensor. Bond pads of the thinned image sensor wafer **814** are exposed for connection to a microelectronic device.

(89) An example process for making the example backside illuminated image sensor structure **800** & **802** of FIG. **8** includes creating conductive vias **807** in the carrier wafer **809**, bonding the logic dies **804** & **806** & **808** of a first footprint size, such as dies from a 300 millimeter wafer, to the conductive vias **807** of the carrier wafer **809** using direct hybrid bonding or a surface mount technology, adding the molding material **812** between the logic dies **804** & **806** & **808** to make a reconstituted logic wafer **800** on the carrier wafer **809**, thinning the carrier wafer **809** to expose the conductive vias **807** on an opposing side of the carrier wafer **809**, and adding a direct bonding layer **816** to the exposed conductive vias **807** of the carrier wafer **809**. An optional back support wafer **810** may be attached to the reconstituted logic wafer. The example process further includes adding a direct bonding layer **818** to an image sensor wafer **814**, and then joining the reconstituted logic wafer **800** to the image sensor wafer **802** by bonding the respective direct hybrid bonding layers **816** & **818** to each other.

(90) At this point, the example process then includes thinning a backside of the image sensor wafer **814**, and depositing a color filter array **820** and an on-chip lens **822** on the thinned backside of the

image sensor wafer **814**. The process then opens vias to contact pads **824** & **826** of the image sensor wafer **814** through the color filter array **820** and the on-chip lens **822**.

(91) The molding material **812** may be a mold compound, a resist compound, silicon, a high thermal conductivity compound, formed or deposited diamond, formed or deposited aluminum nitride, a material with a coefficient of thermal expansion (CTE) close to a CTE of silicon, a packaging material, and a board material. The molding material may have a high thermal conductivity and may extend below the logic dies **804** & **806** & **808** to dissipate heat and hot spots in the thinned image sensor wafer **814** (not shown). The molding material **812** may also extend below the logic dies **804** & **806** & **808** to add a mechanical strength to the layer of the logic dies **804** & **806** & **808** (not shown).

(92) FIG. **9** shows another example backside illuminated image sensor structure **900**. This example structure **900** attaches logic dies **902** to a thinned handle wafer **910** during fabrication. Handle wafer **910** may also or alternatively be thinned after logic die **902** attachment. The example process creates vias **905** through the handle wafer **910** for coupling the logic dies **902** to the thinned image sensor wafer **904**. Additionally or alternatively, the vias **905** may be formed by a via first, via middle, or via last process and some or all of the interconnections could be made by more traditional means, including through the use of solder connections.

(93) An example process for making the example backside illuminated image sensor structure **900** of FIG. **9** includes planarizing the image sensor wafer **904** to make a thinned image sensor wafer **904** that has chip-to-package conductive contact pads **924** & **926** and has conductive bonding pads for connection to the logic dies **902**. The process direct-bonds a front-side of the thinned image sensor wafer **904** to a first handle wafer **910**, attaching a temporary second handle wafer (not shown) to a backside of the thinned image sensor wafer **904** using a temporary dielectric layer that is direct-bonded between a backside of the thinned image sensor wafer **904** and the temporary second handle wafer. Image sensor wafer **904** may also or alternatively be thinned after direct-bonding to the first handle wafer **910**. The process thins the first handle wafer **910** attached to the front-side of the thinned image sensor wafer **904**, and creates the conductive through-silicon vias (TSVs) **905** through the thinned first handle wafer **910**, with first ends of the TSVs **905** conductively coupled to the bonding pads of the image sensor wafer **904**. The process adds a layer of bonding pads to second ends of the TSVs **905**, then direct-bonds the logic dies **902** to the bonding pads on the thinned first handle wafer **910**. The process adds a molding compound **906**, resist material, or silicon spacers in the horizontal spaces around the logic dies **902**, then removes the temporary first handle wafer (not shown) and the temporary dielectric layer from the backside of the thinned image sensor wafer **904**. The process exposes the conductive contact pads **924** & **926** of the thinned image sensor wafer **904** from the backside of the thinned image sensor wafer **904**, and then deposits a color filter array **920** and an on-chip lens **922** onto the backside of the thinned image sensor wafer **904**. Conductive contact pads **924** & **926** of the thinned image sensor wafer **904** may alternatively be exposed after deposition of the color filter array **920** and/or on-chip lens **922**.

(94) The thinned image sensor wafer **904** may be a 200 millimeter wafer, and the logic dies can be from a 300 millimeter wafer, for example.

(95) For bonding techniques, the example process may include direct hybrid bonding the logic dies **902** to the layer of bonding pads on the thinned first handle wafer **910**. The direct hybrid bonding may be direct bonding interconnect (DBI®) brand of direct hybrid bonding, for example. The example process may include direct hybrid bonding the first ends of the TSVs **905** to the bonding pads of the image sensor wafer **904**. The temporary dielectric layer can be direct bonded between the backside of the thinned image sensor wafer **904** and the temporary second handle wafer (not shown) using a ZiBond® direct bonding process, for example.

(96) In an implementation, the image sensor wafer **904** has a 3-10 micron thickness of silicon and less than a 5 micron thickness of back end of line (BEOL) layers. The first handle wafer **910** can

either be thinned to greater than approximately 10 microns for greater downstream mechanical integrity or thinned to less than approximately 10 microns for simplifying subsequent processing. (97) The second handle wafer (not shown) can be a 200 millimeter wafer with an initial thickness of approximately 750 microns. A layer containing the logic dies and the molding compound, the resist material or silicon spacers can be greater than 50 microns thick. The molding compound **906** can be a mold material, a resist compound, silicon, a high thermal conductivity compound, formed or deposited diamond, formed or deposited aluminum nitride, a material with a coefficient of thermal expansion (CTE) close to a CTE of silicon, a packaging material, and a board material. The molding compound **906** may have a high thermal conductivity and may extend below the logic dies **902** in order to dissipate heat and hot spots in the thinned image sensor wafer **904** (not shown). The molding compound **906** may also extend below the logic dies **902** to add mechanical strength to the layer of the logic dies **902** (not shown).

(98) FIG. **10** shows another example backside illuminated image sensor structure **1000**, which features fabrication using a temporary image sensor handle wafer, without a permanently incorporated handle wafer **910** of FIG. **9**.

(99) An example process for making the image sensor structure **1000** of FIG. **10** includes planarizing an image sensor wafer **1004** to make a thinned image sensor wafer **1004**, wherein the thinned image sensor wafer has chip-to-package conductive contact pads **1024** & **1026** and has conductive bonding pads for connection to logic dies **1002**. The process direct-bonds a front-side of the thinned image sensor wafer **1004** to a first handle wafer (not shown) via a first dielectric layer (not shown), then direct-bonds the backside of the thinned image sensor wafer **1004** to a second handle wafer (not shown) via a second dielectric layer. The process removes the first handle wafer from the front side of the thinned image sensor wafer **1004** while leaving the first dielectric layer in place, adding direct hybrid bond conductors and through dielectric vias (TDVs) **1005** to the first dielectric layer to convert the first dielectric layer to a direct hybrid bonding layer **1010**. The process bonds logic dies **1002** to the direct hybrid bonding layer **1010** via direct hybrid bonds, and adds a molding compound **1006** into the horizontal spaces around the logic dies **1002**. The molding compound **1006** can be a filler, a resist material, or silicon spacers, for example. The process then removes the second handle wafer (not shown) and the second dielectric layer from the backside of the thinned image sensor wafer **1004**, and exposes the conductive contact pads **1024** & **1026** of the thinned image sensor wafer **1004** from the backside of the thinned image sensor wafer **1004**. The process deposits a color filter array **1020** and an on-chip lens **1022** onto the backside of the thinned image sensor wafer **1004**.

(100) The thinned image sensor wafer **1004** can be a 200 millimeter wafer, and the logic dies **1002** may be diced from a 300 millimeter wafer, for example.

(101) The molding compound **1006** can be a filler material, a resist compound, silicon, a high thermal conductivity compound, formed or deposited diamond, formed or deposited aluminum nitride, a material with a coefficient of thermal expansion (CTE) close to a CTE of silicon, a packaging material, and a board material. The molding compound **1006** can have a high thermal conductivity and may extend below the logic dies **1002** as shown at **1028** to dissipate heat and hot spots in the thinned image sensor wafer **1004**, and/or provide mechanical strength to the layer of logic dies **1002**.

(102) FIG. **11** shows a first example of a front-side illuminated image sensor structure **1100**, made via the example processes described with respect to FIGS. **1-6**. FIG. **11** can be distinguished from the sensor structures of FIGS. **7-10**, which are backside illuminated sensor structures. In the front-side illuminated image sensor structure **1100** of FIG. **11**, light shines through BEOL metal layers **1106** on a front side of an image sensor wafer **1104**.

(103) An example process for fabricating the example front-side illuminated image sensor structure **1100** includes building back-end-of-line (BEOL) layers **1106** on a front side of an image sensor wafer **1104**, direct-bonding a handle wafer (not shown) onto the BEOL layers via a dielectric layer

(not shown), thinning a backside of the image sensor wafer **1104** to approximately 10 microns, for example; creating through-vias **1105** through the thinned image sensor wafer **1104**, building a direct hybrid bond layer **1107** conductively coupled with ends of the TSVs **1105** on the backside of the thinned image sensor wafer **1104**, and direct hybrid bonding logic dies **1102** to the direct hybrid bonding layer **1107**.

(104) The example process further continues with adding a filler or molding material **1108** around the logic dies **1102**. The filler material can be a mold material **1108**, a resist compound, silicon, a high thermal conductivity compound, formed or deposited diamond, formed or deposited aluminum nitride, a material with a coefficient of thermal expansion (CTE) close to a CTE of silicon, a packaging material, and a board material. The filler material **1108** may have a high thermal conductivity and may extend below the logic dies **1102** to dissipate heat and hot spots in the thinned image sensor wafer **1104** and/or provide mechanical strength to the layer of logic dies **1102** (not shown).

(105) The example process continues with removing the handle layer (not shown) and the dielectric (not shown) layer from the (top of the) BEOL layers **1106**, opening contact pads **1114** & **1116** of the BEOL layers **1106** from a front side of the BEOL layers **1106**, and depositing a color filter array **1110** and an on-chip lens **1112** to the BEOL layers **1106** to complete a front side illuminated image sensor chip **1100** with logic dies **1102** direct hybrid bonded to the backside of the thinned image sensor wafer **1104**.

(106) The thinned image sensor wafer **1104** can be a 200 millimeter wafer, and the logic dies can be from a 300 millimeter wafer, for example. A thickness for the logic dies **1102** can be selected that provides sufficient mechanical strength for the package **1100**.

(107) FIG. **12** shows a second example front-side illuminated image sensor structure **1200**. This implementation of a front-side illuminated image sensor structure **1200** uses molding material **1208** to fill-in packaging around logic dies **1206** of one size, bonded to image sensor substrates **1202** and pixel arrays **1204** of different sizes, all in a wafer level production process.

(108) An example process making the front-side illuminated image sensor structure **1200** of FIG. **12** includes bonding a color filter array **1210** and on-chip lens **1212** to a front side of a pixel array **1204** on an image sensor substrate **1202** and then adding a cover glass **1214** over the on-chip lens **1212**.

(109) The example process then thins the backside of the image sensor substrate **1202**, and creates through-vias **1205** and a direct hybrid bonding layer **1207** on the backside of the image sensor **1202**. The process attached logic dies **1206** to the direct hybrid bonding layer **1207** on the backside of the image sensor **1202**, and adds molding compound **1208** or a high strength thermally conductive material laterally to the logic die **1206** and to the lateral edges of the image sensor **1202**. The molding compound **1208** or the high strength thermally conductive material can extend in a layer below the logic dies **1206**.

(110) The thinned image sensor **1202** can be from a 200 millimeter image sensor wafer, and the logic dies **1206** can be from a 300 millimeter wafer, for example. Contact pads **1216** & **1218** for package bonding are opened from the front side of the device.

(111) Example Methods

(112) FIG. **13** shows an example method **1300** of fabricating direct-bonded stacked die structures in a wafer level process. Operations of the example method **1300** are shown in individual blocks.

(113) At block **1302**, a substrate with first dies in a first layer is obtained.

(114) At block **1304**, a second layer of second dies is direct-bonded to the first dies in the first layer.

(115) At block **1306**, a molding material is applied between the second dies in the second layer.

(116) At block **1308**, the second dies in the second layer, and the molding material, are planarized to form a surface suitable for direct hybrid bonding to a third layer of dies.

(117) In the foregoing description and in the accompanying drawings, specific terminology and

drawing symbols have been set forth to provide a thorough understanding of the disclosed embodiments. In some instances, the terminology and symbols may imply specific details that are not required to practice those embodiments. For example, any of the specific dimensions, quantities, material types, fabrication steps and the like can be different from those described above in alternative embodiments. The term “coupled” is used herein to express a direct connection as well as a connection through one or more intervening circuits or structures. The terms “example,” “embodiment,” and “implementation” are used to express an example, not a preference or requirement. Also, the terms “may” and “can” are used interchangeably to denote optional (permissible) subject matter. The absence of either term should not be construed as meaning that a given feature or technique is required.

(118) Various modifications and changes can be made to the embodiments presented herein without departing from the broader spirit and scope of the disclosure. For example, features or aspects of any of the embodiments can be applied in combination with any other of the embodiments or in place of counterpart features or aspects thereof. Accordingly, the specification and drawings are to be regarded in an illustrative rather than a restrictive sense.

(119) While the present disclosure has been disclosed with respect to a limited number of embodiments, those skilled in the art, having the benefit of this disclosure, will appreciate numerous modifications and variations possible given the description. It is intended that the appended claims cover such modifications and variations as fall within the true spirit and scope of the disclosure.

Claims

1. A microelectronic device comprising: a first die layer comprising: a first die having a first lateral footprint and a plurality of first through silicon vias (TSVs) extending vertically at least partially through the first die; a first dielectric layer on the first die; a plurality of first metal bonding pads at least partially embedded in the first dielectric layer over and electrically connected to the plurality of first TSVs; and a first encapsulant disposed over a side surface of the first die; and a second die layer comprising: a second die having a second lateral footprint different from the first lateral footprint; a second dielectric layer on the second die; a plurality of second metal bonding pads at least partially embedded in the second dielectric layer; and a second encapsulant disposed over a side surface of the second die, wherein the first dielectric layer is directly bonded to the second dielectric layer, wherein the plurality of first metal bonding pads is directly bonded to the plurality of second metal bonding pads, and wherein at least a portion of at least one second metal bonding pad is disposed directly over at least one first TSV.
2. The microelectronic device of claim 1, wherein the first encapsulant comprises glass.
3. The microelectronic device of claim 2, wherein the second encapsulant comprises glass.
4. The microelectronic device of claim 1, wherein at least one of the first encapsulant and the second encapsulant comprises a silicon-containing material.
5. The microelectronic device of claim 1, wherein at least one of the first encapsulant and the second encapsulant comprises a molding material.
6. The microelectronic device of claim 1, wherein at least one of the first encapsulant and the second encapsulant has a coefficient of thermal expansion (CTE) close to a CTE of silicon.
7. The microelectronic device of claim 1, wherein the second die layer comprises a plurality of additional dies hybrid bonded to the first die layer.
8. The microelectronic device of claim 7, wherein the second encapsulant is disposed between the second die and a third die of the plurality of additional dies.
9. The microelectronic device of claim 1, wherein the first die and the second die have different functionalities.
10. The microelectronic device of claim 1, wherein the second die comprises a memory.

11. The microelectronic device of claim 1, further comprising a substrate directly bonded to the second die layer.

12. The microelectronic device of claim 1, wherein the first and second die layers are connected without a redistribution layer (RDL) therebetween.

13. The microelectronic device of claim 1, wherein at least one of the first encapsulant or the second encapsulant comprises multiple layers.

14. A microelectronic device comprising: a first die having a first lateral footprint and a first through silicon via (TSV) extending vertically at least partially through the first die, a first dielectric layer disposed on the first die with a first metal bonding pad at least partially embedded in the first dielectric layer connected with the first TSV; a second die having a second lateral footprint different from the first footprint, a second dielectric layer disposed on the second die with a second metal bonding pad at least partially embedded in the second dielectric layer, the first dielectric layer directly bonded to the second dielectric layer and the first metal bonding pad directly bonded to the second metal bonding pad, at least one additional die directly bonded to the first dielectric layer; and an encapsulant disposed over a side surface of the second die, wherein the first metal bonding pad and the second metal bonding pad provide vertical electrical transmission between the first and second dies, and wherein at least a portion of the second metal bonding pad is disposed directly over the first TSV.

15. The microelectronic device of claim 14, wherein the encapsulant comprises glass.

16. The microelectronic device of claim 14, further comprising a second encapsulant along a side surface of the first die.

17. The microelectronic device of claim 14, further comprising a plurality of additional dies hybrid bonded to the second dielectric layer and corresponding pads in the second dielectric layer.

18. The microelectronic device of claim 14, wherein the at least one additional die is hybrid bonded to the first dielectric layer and corresponding pads in the first dielectric layer.

19. The microelectronic device of claim 14, further comprising a substrate directly bonded to the second die.

20. The microelectronic device of claim 14, wherein the first and second dies are connected without a redistribution layer (RDL) therebetween.

21. The microelectronic device of claim 14, wherein the first metal bonding pad and the second metal bonding pad provide vertical electrical transmission of a signal between the first and second dies.

22. The microelectronic device of claim 14, wherein the first metal bonding pad connected with the first TSV comprises one or more of an electrical connection and a physical connection between the first metal bonding pad and the first TSV.

23. The microelectronic device of claim 14, wherein the encapsulant is present in a region laterally adjacent to the side surface of the second die.

24. The microelectronic device of claim 14, wherein the encapsulant directly contacts the side surface of the second die.

25. A microelectronic device comprising: a first die having a first lateral footprint and a first through silicon via (TSV) extending vertically at least partially through the first die, a first dielectric layer disposed on the first die with a first metal bonding pad at least partially embedded in the first dielectric layer connected with the first TSV; a second die having a second lateral footprint different from the first footprint, a second dielectric layer disposed on the second die with a second metal bonding pad at least partially embedded in the second dielectric layer, the first dielectric layer directly bonded to the second dielectric layer and the first metal bonding pad directly bonded to the second metal bonding pad; and an encapsulant disposed over a side surface of the first die, the encapsulant comprising glass, wherein the first metal bonding pad and the second metal bonding pad provide vertical electrical transmission between the first and second dies, and wherein at least a portion of the second metal bonding pad is disposed directly over the

first TSV.

26. The microelectronic device of claim 25, wherein the first metal bonding pad connected with the first TSV comprises one or more of an electrical connection and a physical connection between the first metal bonding pad and the first TSV.

27. The microelectronic device of claim 25, wherein the encapsulant is present in a region laterally adjacent to the side surface of the first die.

28. The microelectronic device of claim 25, wherein the encapsulant directly contacts the side surface of the first die.
