

US Patent & Trademark Office

Patent Public Search | Text View

United States Patent Application Publication

20250279260

Kind Code

A1

Publication Date

September 04, 2025

Inventor(s)

Shaw; Denis et al.

PLASMA PROCESSING BIAS CONTROL BASED ON IMPEDANCE

Abstract

Bias supply power control based on an impedance indicator. In one embodiment, a bias supply includes a first node and circuitry configured to apply a waveform to the first node, wherein the waveform includes a peak voltage and a ramp voltage. The bias supply also includes a controller configured to receive an impedance indicator of a load coupled to the first node, and to direct the circuitry to control the ramp voltage based on the impedance indicator.

Inventors: Shaw; Denis (Fort Collins, CO), Carter; Daniel (Fort Collins, CO)

Applicant: Advanced Energy Industries, Inc. (Denver, CO)

Family ID: 96880498

Appl. No.: 18/591261

Filed: February 29, 2024

Publication Classification

Int. Cl.: H01J37/32 (20060101)

U.S. Cl.:

CPC H01J37/32183 (20130101); H01J2237/24564 (20130101); H01J2237/327 (20130101)

Background/Summary

BACKGROUND

Field of the Disclosure

[0001] The present disclosure relates generally to plasma processing. More specifically, but without limitation, the present disclosure relates to controlling a bias voltage during plasma processing.

Background

[0002] Plasma processing is a versatile technology used in semiconductor manufacturing, enabling precise control over material removal, deposition, and surface modification to fabricate advanced electronic devices. For some types of plasma processing, such as plasma etching, two types of power are applied to a plasma chamber: source power and bias power. Source power generates and sustains the plasma within the chamber. Bias power regulates the energy of plasma ions bombarding the substrate (e.g., silicon wafer) to control material removal.

[0003] In certain applications, bias power helps minimize charging effects on the substrate. Charging can occur when ions accumulate on the surface of the substrate, altering the potential difference between the substrate and plasma, and influencing ion trajectories in unpredictable ways. By neutralizing this charge, bias power contributes to maintaining accurate and consistent etching profiles on the substrate. However, current techniques for controlling bias power rely on assumptions or predictions of the capacitances present in the plasma chamber which can be inaccurate.

SUMMARY

[0004] An aspect may be characterized as a bias supply including a first node and circuitry configured to apply a waveform to the first node, wherein the waveform includes a peak voltage and a ramp voltage. The bias supply also includes a controller configured to receive an impedance indicator of a load coupled to the first node, and to direct the circuitry to control the ramp voltage based on the impedance indicator.

[0005] Another aspect may be characterized as a method for controlling bias power. The method includes applying a waveform to a first node, wherein the waveform includes a peak voltage and a ramp voltage. The method also includes receiving an impedance indicator of a load coupled to the first node, and controlling the ramp voltage based on the impedance indicator.

[0006] Yet another aspect may be characterized as a non-transient computer-readable storage medium having instructions embodied thereon, the instructions are executable by a processor and/or capable of programming a field programmable gate array, the instructions including instructions for: applying a waveform to a first node, wherein the waveform includes a peak voltage and a ramp voltage; receiving an impedance indicator of a load coupled to the first node; and controlling the ramp voltage based on the impedance indicator.

Description

BRIEF DESCRIPTION OF THE DRAWINGS

[0007] FIG. 1 is a block diagram of a plasma processing system in accordance with an embodiment of this disclosure.

[0008] FIG. 2A illustrates an example waveform that can be generated by a bias supply of the present disclosure.

[0009] FIG. 2B illustrates an example substrate voltage resulting from the waveform of FIG. 2A.

[0010] FIG. 3 illustrates a first graph of an example output voltage that can be generated by bias supply, a second graph of an example corresponding substrate voltage and a third graph of an example corresponding impedance indicator.

[0011] FIG. 4 is a flowchart illustrating a method of biasing a substrate for plasma processing in an example embodiment.

[0012] FIG. 5 is a block diagram of an example bias supply that may be used to implement a bias supply of the disclosure.

[0013] FIG. 6 illustrates an example topology that may be used to implement a bias supply of the disclosure.

[0014] FIG. 7 illustrates an example timing chart for operating the bias supply of FIG. 6.

[0015] FIG. **8** is a block diagram of yet another example bias supply that may be used to implement bias supply of the disclosure.

[0016] FIG. **9** illustrates an example timing chart for operating the bias supply of FIG. **8**.

[0017] FIG. **10** is a block diagram of another example bias supply that may be used to implement bias supply of the disclosure.

[0018] FIG. **11** is a block diagram depicting physical components of a controller that may be utilized to realize control aspects disclosed herein.

DETAILED DESCRIPTION

[0019] The following modes, features or aspects, given by way of example only, are described in order to provide a more precise understanding of the subject matter of several embodiments.

[0020] FIG. **1** is a block diagram of a plasma processing system **100** in accordance with an embodiment of this disclosure. Plasma processing system **100** is an example system (e.g., deposition or etch system) in which a bias supply **150** may be utilized. In this example, plasma processing system **100** includes a generator **102**, match network **104**, and plasma chamber **110**. Generator **102** provides power (e.g., RF power) via match network **104** to plasma chamber **110** to ignite and sustain a plasma **114**. Plasma chamber **110** includes one or more electrodes **112** configured to generate plasma **114** from the source power of generator **102**. Within plasma chamber **110**, a substrate **116** (e.g., silicon wafer) is supported or held by a chuck **118**. Ions and electrons of plasma **114** react with and modify the surface of substrate **116** through processes such as etching or deposition.

[0021] Bias supply **150** provides a controlled electrical bias to substrate **116** for fine-tuning plasma processing conditions. In particular, bias supply **150** may be configured to apply an output voltage $V_{sub.out}$ to chuck **118** (e.g., an electrostatic chuck or electrode) configured to create an electric field between plasma **114** and substrate **116**. The electrical potential difference between plasma **114** and substrate **116** is referred to as substrate voltage $V_{sub.sub}$, and the magnitude of this voltage determines the kinetic energy of ions of plasma **114** striking the surface of substrate **116**. Substrate voltage $V_{sub.sub}$ also affects the ion energy distribution (IED) at the surface of substrate **116** which is a factor in the uniformity and quality of plasma processing results.

[0022] Conventional plasma processing techniques bias with an output voltage comprising a direct-current (DC) pulsed waveform or sinusoidal waveform. However, DC pulsed waveforms result in an undesirable and difficult-to-control spread of ion energies, and sinusoidal waveforms result in an undesirable IED having multiple concentrations of ion energies. For improved control of IED, bias supply **150** may provide an asymmetric waveform as described in greater detail below.

[0023] FIG. **2A** illustrates an example waveform **200** that can be generated by bias supply **150** of the present disclosure. FIG. **2B** illustrates an example substrate voltage **250** resulting from the waveform **200** of FIG. **2A**. As shown in FIG. **2A**, waveform **200** may comprise an asymmetric, periodic voltage (e.g., $V_{sub.out}$) comprising a first section that begins with a first negative voltage $V_{sub.1}$, followed by an increase to a peak voltage **201**, followed by a decrease, or step voltage **202**, to a second negative voltage $V_{sub.2}$. It also comprises a second section that begins with the second negative voltage $V_{sub.2}$ and includes a ramp voltage **203** between the second negative voltage $V_{sub.2}$ and a third negative voltage $V_{sub.3}$.

[0024] The increase, or step, from first negative voltage $V_{sub.1}$ to peak voltage **201** may comprise a voltage reversal which resets or neutralizes the charge on the surface of substrate **116**. This drives substrate voltage $V_{sub.sub}$ to a corresponding peak voltage **251** that is slightly positive to reset the charge on the surface of substrate **116**. Assuming, for example, a 400 kHz frequency of waveform **200**, voltage reversal may repeat approximately every 2.5 μ sec. Subsequent to the voltage reversal (e.g., approximately 500 nsec after the voltage reversal), step voltage **202** drops to second negative voltage $V_{sub.2}$ and the magnitude of this voltage drop defines an initial negative substrate voltage **252**. Step voltage **202** may comprise a parameter used as a setpoint to produce ions at a desired energy level.

[0025] Ramp voltage **203** decreases over time between second negative voltage $V_{sub.2}$ and third negative voltage $V_{sub.3}$. Ramp voltage **203** may comprise a slope, sometimes referred to as dV/dt , configured to counteract an accumulation of charge on substrate **116** by ions from plasma **114** until the next reversal/reset occurs. For instance, when the slope of ramp voltage **203** is appropriately set, it produces a corresponding voltage section **253** of substrate voltage $V_{sub.sub}$ that is constant, or approximately constant, and maintains the desired ion energy level as defined by the initial negative substrate voltage **252**. By contrast, if the change in bias voltage over time is too steep or not steep enough (e.g., as indicated by dashed line **204**) an over-compensated condition or under-compensated condition (e.g., as indicated by dashed line **254**) occurs in the substrate voltage $V_{sub.sub}$, which can result in undesirable IED and poor processing outcomes. However, it will be appreciated that, in some embodiments, it may be desirable to achieve a broader spread of ion energies and thus ramp voltage **203** may be deliberately controlled to effectuate an over-compensated condition or under-compensated condition in applications for which this is desirable.

[0026] Referring again to FIG. 1, bias supply **150** is configured to apply a ramp voltage (e.g., ramp voltage **203**) to neutralize the effects of accumulating charge on the surface of substrate **116**. In conventional plasma biasing techniques, determination of the slope of ramp voltage **203** involves measurement or prediction of capacitances present in plasma chamber **110**. For instance, if chuck capacitance $C_{sub.chuck}$ (e.g., a series capacitance measured from the bias electrode feed to the surface of the bias electrode) is known, this information may be used to adjust the ion current compensation created by the ramp voltage. However, a downside to this approach is that chuck capacitance $C_{sub.chuck}$ may be unknown or uncertain due to effects of operating frequency, mechanical degradation, or chamber-to-chamber mismatch.

[0027] To address these issues, plasma processing system **100** is enhanced with bias supply **150** configured to dynamically control a ramp voltage (e.g., ramp voltage **203**) based on an impedance indicator **122**. Plasma processing system **100** also includes one or more sensors **120** configured to monitor or measure one or more parameters indicative of an impedance value or change of plasma **114**, and to provide the parameter(s) in the form of an impedance indicator **122** to bias supply **150**. Advantageously, bias supply **150** is able to dynamically and accurately control ramp voltage **203**, and thus a desired substrate voltage $V_{sub.sub}$, without relying on knowledge of chamber capacitances. As described in greater detail below, this control technique leverages the relationship between plasma impedance and substrate voltage $V_{sub.sub}$ by using real-time impedance value indicators as a feedback mechanism.

[0028] FIG. 3 illustrates a first graph **310** of an example output voltage $V_{sub.out}$ that can be generated by bias supply **150**, a second graph **320** of an example corresponding substrate voltage $V_{sub.sub}$, and a third graph **330** of an example corresponding impedance indicator. Assume, for this example, the impedance indicator is a reflection coefficient, sometimes denoted as γ , that represents the ratio of voltage reflected back toward generator **102**. The reflection coefficient is an indicator of plasma impedance because it relates to the mismatch between the plasma impedance and source impedance.

[0029] As shown in first graph **310**, bias supply **150** may output a first portion **311** of a periodic waveform that has an abrupt positive/negative transition. This drives a corresponding first portion **321** of substrate voltage $V_{sub.sub}$ shown in second graph **320**. When substrate voltage $V_{sub.sub}$ changes rapidly, the characteristics of the plasma sheath (i.e., a boundary layer that forms between plasma **114** and substrate **116**), such as its thickness and the electric field within it, also change rapidly. Since plasma impedance is a measure of how easily these particles can move (i.e., how easily current can flow), a change in the sheath results in a change in the plasma impedance. Accordingly, during application of first portion **311** of waveform, plasma impedance changes as indicated by fluctuation **331** in reflection coefficient of third graph **310**.

[0030] On the other hand, during application of a ramp voltage **313** (e.g., a second portion of the waveform that is between positive/negative transitions), plasma impedance is generally stable. That

is, if the slope of ramp voltage **313** is appropriately set to counteract ion charge accumulation, it results in a corresponding second portion **323** of substrate voltage V_{sub} that is constant, as shown in second graph **320**, indicating substrate **116** is appropriately compensated. Moreover, when substrate voltage V_{sub} is constant during ramp voltage **313**, plasma impedance also remains constant during this period, as shown by the corresponding second portion **333** of the reflection coefficient that is flat between fluctuations **331**.

[0031] If the ramp voltage slope is not appropriately set, as indicated by dashed line **314**, it results in a corresponding second portion **324** of substrate voltage V_{sub} that is non-constant, indicating substrate **116** is over-compensated or under-compensated. For instance, if the slope is too steep it may result in V_{sub} with a negative slope and ion current over-compensating substrate **116**, and if the slope is too gradual it may result in V_{sub} with a positive slope and ion current under-compensating substrate **116**. Moreover, if V_{sub} has a slope, or is non-constant, during the ramp voltage (e.g., as shown by second portion **324** of second graph **320**), it may cause plasma impedance to have a corresponding second portion **334** that is non-constant during this period (e.g., as shown by dashed line of third graph **330**). Put another way, during a time period that the ramp voltage is being applied, a detected slope in plasma impedance may indicate an undesirable substrate voltage V_{sub} condition.

[0032] Accordingly, in this example, bias supply **150** may use the reflection coefficient to control the slope of the ramp voltage and correct the substrate voltage V_{sub} to a desired value or profile. Sensor **120** may measure the reflection coefficient during a ramp voltage portion of a non-sinusoidal bias. If the reflection coefficient is detected or determined to have a non-zero slope during this period, bias supply **150** increases or decreases the slope of the ramp voltage such that the reflection coefficient, and thus substrate voltage V_{sub} , returns to constant. In other words, bias supply **150** may adjust the slope of ramp voltage until it detects or determines its impedance indicator feedback is flat, indicating a desired current compensation of substrate **116**. By biasing the electrical potential of substrate **116** with this control technique, the energy of ions striking the surface of substrate **116** is precisely controlled without reliance on potentially inaccurate system parameters such as chuck capacitance C_{sub} .

[0033] In one embodiment, bias supply **150** is configured to process/analyze the sensor data to extract a portion of impedance indicator(s) **122** to use for feedback control. That is, bias supply **150** may determine impedance indicator values measured during the ramp voltage portion of the waveform and use those values for feedback control, and ignore values measured during other portions of the waveform. In continuing with the example of FIG. 3, for instance, bias supply **150** may use a frequency threshold to filter out fluctuations **331** in the reflection coefficient. This extracts impedance indicator values, or a portion of an impedance indicator waveform (e.g., second portion **333/334** between times t_1 and t_2 in third graph **330**) that is a non-fluctuating portion corresponding in time with the ramp voltage. Bias supply **150** may use the non-fluctuating portion or stable portion of the impedance indicator waveform as feedback for controlling ramp voltage.

[0034] In some embodiments, it may be desirable to effectuate an over-compensated condition or under-compensated condition of substrate **116**, and bias supply **150** may control the ramp voltage to induce the impedance indicator **122** to have a slope, or be non-constant, such that substrate voltage V_{sub} has the desired slope or non-constant value. That is, bias supply **150** may adjust the slope of the ramp voltage until it detects or determines its impedance indicator feedback reaches the desired profile, and then maintain the ramp voltage that induces the desired profile. In some embodiments, bias supply **150** controls a duration of the ramp voltage based on impedance indicator **122**.

[0035] Although reflection coefficient discussed with respect to FIG. 3 is one example of impedance indicator **122**, it will be appreciated that one or more alternative parameters may be used. One example of impedance indicator **122** is the measured magnitude of plasma impedance. Another example is Voltage Standing Wave Ratio (VSWR), which is ratio of the maximum voltage

to the minimum voltage in the standing wave pattern along a transmission line **103** (e.g., electrical coupling which delivers RF power generated by generator **102** to plasma chamber **110**) and is indicative of plasma impedance since it is a measure how effectively RF power is transmitted from the power source into plasma **114**. Another example of impedance indicator **122** is peak-to-peak voltage of the RF waveform applied to plasma **114**. Changes in the peak-to-peak voltage can indicate fluctuations in the plasma impedance. Similarly, changes in voltage, current, power (e.g., forward, reflected, or delivered power), and phase in the RF waveform can also indicate fluctuations in the plasma impedance and thus also represent potential candidates for impedance indicator **122**.

[0036] Additionally, one or more sensors **120** used to detect impedance indicator(s) **122** can vary in type and integration within plasma processing system **100**. Sensor **120** may be electrically coupled with transmission line **103** to measure plasma impedance values. Additionally, sensor **120** may be communicatively coupled to bias supply **150** via wired or wireless communication line **105** to provide impedance indicator **122** for feedback control. Sensor **120** may comprise a standalone sensor or be integrated with generator **102** and/or match network **104**. For instance, sensor **120** may be arranged at an output of generator **102** and/or match network **104**, and measure plasma impedance seen by generator **102** or transmission line **103**. Sensor **120** may comprise, for example, a V-I sensor, directional coupler, phase and gain sensor, voltage sensor, or current sensor.

[0037] In some embodiments, bias supply **150** converts and/or calculates plasma impedance measurements from sensor data. For example, bias supply **150** may include analog-to-digital conversion components to convert analog signals from sensor **120** to digital representations of the measured characteristic of plasma impedance. Alternatively, sensor **120** may include analog-to-digital conversion components, and bias supply **150** may receive the digital representation and/or converted version of the measured characteristic of plasma impedance. Additionally, bias supply **150** may receive and store thresholds or instructions for processing/analyzing one or more types of impedance indicators. For instance, a frequency threshold is described above with respect to a reflection coefficient example, and it will be appreciated that corresponding thresholds of other parameter and indicator types may be implemented.

[0038] It will further be appreciated that numerous variations of plasma processing system **100** are possible to suit a wide range of applications and desired processing outcomes. For example, plasma processing system **100** may incorporate multiple generators **102** and/or multiple bias supplies **150**. One or more generators **102** and one or more bias supplies **150** may be coupled to the same electrode (e.g., electrode **112** or chuck **118**). One or more filters may serve to isolate generator **102** and bias supply **150**. Moreover, electrode **112** may be implemented with an inductively coupled plasma (ICP) source, a dual capacitively-coupled plasma source (CCP) having a secondary top electrode biased at another RF frequency, a helicon plasma source, a microwave plasma source, a magnetron, or some other independently operated source of plasma energy. In any case, the plasma load is characterized by its impedance, which is a complex value that includes both resistive and reactive components, and this impedance can change dynamically as processing conditions change.

[0039] FIG. **4** is a flowchart illustrating a method **400** of biasing a substrate for plasma processing in an example embodiment. The steps of the method are described with reference to the plasma processing system **100** of FIG. **1**, but those skilled in the art will appreciate that the method may be performed in other systems. The steps of the flowcharts described herein are not all inclusive, may include other steps not shown, and may be performed in an alternative order.

[0040] In step **402**, bias supply **150** applies a waveform to a first node, wherein the waveform includes a peak voltage and a ramp voltage. In step **404**, bias supply **150** receives an impedance indicator of a load coupled to the first node. In step **406**, bias supply **150** controls the ramp voltage based on the impedance indicator.

[0041] FIG. **5** is a block diagram of an example bias supply **500** that may be used to implement bias supply of the disclosure. Bias supply **500** generally functions to apply a periodic voltage

function (e.g., output voltage $V_{\text{sub.out}}$) to an output node **556**, sometimes referred to as a first node. Bias supply **500** includes, or couples with, a controller **552** configured to communicatively couple with a sensor (e.g., sensor **120**) and receive impedance indicator **122**. Bias supply **500** also includes circuitry **554** coupled with controller **552** and configured to generate the periodic voltage function based on input from controller **552**. In one embodiment, controller **552** determines or calculates an adjustment of slope of the ramp voltage based on impedance indicator **122**, and directs circuitry **554** to effectuate or induce the adjustment in the ramp voltage.

[0042] FIG. **6** is a block diagram of another example bias supply **600** that may be used to implement bias supply of the disclosure. Bias supply **600** includes an output **610** (also referred to as an output node or first node), a switch **620**, and a voltage source **630**. In addition, a first inductor **640** is coupled between switch **620** and output **610**, and a second inductor **650** is coupled between voltage source **630** and output **610**. Also shown is a controller **660** that is configured to open and close switch **620** to produce a voltage (e.g., $V_{\text{sub.out}}$). Switch **620** may include a body diode to allow for reverse current flow even when switch **620** is not controlled to be in an on state. Switch **620** may be realized, for example, by silicon carbide metal-oxide semiconductor field-effect transistors (SiC MOSFETs), though other types of switches may be used. Switch **620** may be driven by a drive signal **611** from controller **660**, and drive signal **611** may be electrical or optical.

[0043] FIG. **7** illustrates an example timing chart for operating bias supply **600** of FIG. **6**. The timing chart depicts electrical aspects of bias supply **600** and a plasma processing chamber. Controller **660** may be configured to cause an application of a periodic voltage (e.g., $V_{\text{sub.out}}$) between output **610** and a ground connection **670** (or return node) by repeatedly closing switch **620** for a time just long enough for current $i_{\text{sub.L1}}$ through first inductor **640**, and hence switch **620**, to complete a full cycle from zero to a peak value, back to zero, to a peak value in an opposite direction and back to zero. Current delivered to the load through output **610** may be returned to bias supply **600** through ground connection **670** that is common with the load. Ion current may be properly compensated when current $i_{\text{sub.L2}}$ through the second inductor, **L2**, equals the ion current. Controller **660** may also be configured to adjust a voltage of voltage source **630** and a time between the repeated switch closures to produce a periodic voltage $V_{\text{sub.out}}$ that achieves a desired substrate voltage $V_{\text{sub.sub}}$.

[0044] FIG. **8** is a block diagram of yet another example bias supply **800** that may be used to implement bias supply of the disclosure. Bias supply **800** utilizes three voltages **V1**, **V2**, and **V3**. As shown, an output **810** may be capacitively coupled through chuck capacitance $C_{\text{sub.chuck}}$, and thus it may be unnecessary to control a DC level of $V_{\text{sub.out}}$ and the three voltages can be reduced to two by choosing one of **V1**, **V2** or **V3** to be ground (0V). A separate chucking supply may be used so it is not necessary to control the DC level of $V_{\text{sub.out}}$. If a separate chucking supply is not used, all three voltages can be controlled to control the DC level of $V_{\text{sub.out}}$. Although not shown for clarity, the two switches **S1** and **S2** may be controlled by a switch controller via electrical or optical connection to enable the switch controller to open and close switches **S1** and **S2**. The depicted switches **S1** and **S2** may be realized by single pole, single throw switches, and as a non-limiting example, switches **S1** and **S2** may be realized by SiC MOSFETs.

[0045] In this implementation, the voltages **V1**, **V2**, and **V3** may be DC-sourced voltages. As shown, first switch **S1** is disposed to switchably connect a first voltage **V1** to output **810** through an inductive element and second switch **S2** is disposed to switchably couple the second voltage, **V2**, to output **810** through an inductive element. In this implementation the two switches connect to a common node **870**, and a common inductive element, **L1**, is disposed between common node **870** and output **810**. Other arrangements of the inductive elements are possible. For example, there may be two separate inductive elements with one inductive element connecting **S1** to output **810** and another connecting **S2** to output **810**. In another example one inductive element may connect **S1** to **S2** and another inductive element may connect either **S1** or **S2** to output **810**.

[0046] FIG. **9** illustrates an example timing chart for operating bias supply **800** of FIG. **8**. This

timing chart depicts: 1) a cycle of the asymmetric periodic voltage waveform (e.g., V.sub.out) of bias supply **800** applied to output **810**; 2) a corresponding substrate voltage; and 3) corresponding switch positions of switches **S1** and **S2**. As shown, the periodic voltage waveform that is output by bias supply **800** is asymmetric, so that a first half-cycle of the voltage waveform does not have a corresponding symmetrical component during a last half-cycle of the voltage waveform. In operation, first switch **S1** is closed momentarily to increase, along a first portion **960** of the voltage waveform (between voltage **V0** and **Va**) a level of the voltage at output **810** to a first voltage level, **Va**. The level **Va** is maintained along a second portion **962** of the waveform. Second switch **S2** is then closed momentarily to decrease, along a third portion **964** of the waveform, the level of the voltage waveform at output **810** to a second voltage level, **Vb**. Note that **S1** and **S2** are open except for short periods of time. As shown, the negative voltage swing along the third portion **964** affects the substrate voltage; thus, a magnitude of **Va-Vb** may be controlled to affect the substrate voltage. [0047] In this embodiment, while the first and second switches **S1**, **S2** are open, the third voltage, **V3**, is applied to output **810** through a second inductive element **L2** to further decrease a level of the voltage at the output node along a fourth portion **966** of the voltage waveform. The negative voltage ramp along fourth portion **966** may be established to maintain the substrate voltage by compensating for ions that impact the substrate.

[0048] Thus, **S1** momentarily connects and then disconnects the first voltage, **V1**, to output **810** through first inductive element **L1**, and after a period of time, **S2** connects and then disconnects the second voltage (e.g., ground) to output **810** through first inductive element **L1**. Third voltage **V3**, is coupled to output **810** through second inductive element **L2**. In this implementation, first voltage **V1** may be higher than third voltage **V3**, and the momentary connection and disconnection of first voltage **V1** to output **810** causes the voltage at output **810** to increase along first portion **960** of the voltage waveform to first voltage level **Va**, and first voltage level **Va** is sustained along second portion **962** of the waveform. First voltage level **Va** may be above first voltage **V1**, and second voltage **V2** (e.g., ground) may be less than first voltage level **Va**. The momentary connecting and then disconnecting of second voltage **V2** causes the voltage at output **810** to decrease at third portion **964** to second voltage level **Vb** that is below second voltage **V2** (e.g., ground).

[0049] FIG. **10** is a block diagram of another example bias supply **1000** that may be used to implement bias supply of the disclosure. Bias supply includes a waveform generator **1002** and linear power amplifier **1004**. Waveform generator **1002** may be a programmable arbitrary waveform generator configured to produce a low voltage version of the asymmetric periodic voltage waveform in response to a signal from a controller and/or sensor. For instance, a controller (e.g., controller **552**) may provide a control signal **1001** to waveform generator **1002** to control the ramp voltage based upon the impedance indicator. For example, controller **552** may control waveform generator **1002** to adjust the slope of the ramp voltage to induce the impedance indicator to be constant, or approximately constant, during the application of the ramp voltage. Linear amplifier **1004** may comprise a class b amplifier or similar that amplifies the low voltage asymmetric periodic voltage waveform from the waveform generator to produce the asymmetric periodic voltage waveform (e.g., V.sub.out) at output **1010**.

[0050] The various illustrative logical blocks, modules, and circuits described in connection with the embodiments disclosed herein may be implemented or performed with a general-purpose processor, a digital signal processor (DSP), an application specific integrated circuit (ASIC), a field programmable gate array (FPGA) or other programmable logic device, discrete gate or transistor logic, discrete hardware components, or any combination thereof designed to perform the functions described herein. A general-purpose processor may be a microprocessor, but in the alternative, the processor may be any conventional processor, controller, microcontroller, or state machine. A processor may also be implemented as a combination of computing devices, e.g., a combination of a DSP and a microprocessor, a plurality of microprocessors, one or more microprocessors in conjunction with a DSP core, or any other such configuration.

[0051] The steps of a method or algorithm described in connection with the embodiments disclosed herein may be embodied directly in hardware, in a software module executed by a processor, or in a combination of the two. A software module may reside in RAM memory, flash memory, ROM memory, EPROM memory, EEPROM memory, registers, hard disk, a removable disk, a CD-ROM, or any other form of storage medium known in the art. An exemplary storage medium is coupled to the processor such that the processor can read information from, and write information to, the storage medium. In the alternative, the storage medium may be integral to the processor. The processor and the storage medium may reside in an ASIC.

[0052] Many embodiments and methods described herein may be realized using a processor in connection with processor executable instructions and a field programmable gate array (programmed by hardware description language instructions). In some embodiments, the FPGA is used for high-speed processing and control, including switching control, measurement, pulsing, and multi-level operation while a processor is utilized for other lower-speed processing. Referring to FIG. 11 for example, shown is a block diagram depicting physical components of a controller that may be utilized to realize control aspects disclosed herein.

[0053] As shown, in this embodiment a display **1112** and nonvolatile memory **1120** are coupled to a bus **1122** that is also coupled to random access memory (“RAM”) **1124**, a processing portion (which includes N processing components) **1126**, a field programmable gate array (FPGA) **1127**, and a transceiver component **1128** that includes N transceivers. Although the components depicted in FIG. 11 represent physical components, FIG. 11 is not intended to be a detailed hardware diagram; thus, many of the components depicted in FIG. 11 may be realized by common constructs or distributed among additional physical components. Moreover, it is contemplated that other existing and yet-to-be developed physical components and architectures may be utilized to implement the functional components described with reference to FIG. 11.

[0054] This display **1112** generally operates to provide a user interface for a user, and in several implementations, the display is realized by a touchscreen display. In general, the nonvolatile memory **1120** is non-transitory memory that functions to store (e.g., persistently store) data and processor-executable code (including executable code that is associated with effectuating the methods described herein). In some embodiments for example, the nonvolatile memory **1120** includes bootloader code, operating system code, file system code, and non-transitory processor-executable code to facilitate the execution of a method or functions described herein for controlling a bias power based on plasma impedance. Alternatively or additionally, nonvolatile memory **1120** may receive and store thresholds or instructions for processing/extracting impedance indicators for feedback control.

[0055] In many implementations, the nonvolatile memory **1120** is realized by flash memory (e.g., NAND or ONENAND memory), but it is contemplated that other memory types may be utilized as well. Although it may be possible to execute the code from the nonvolatile memory **1120**, the executable code in the nonvolatile memory is typically loaded into RAM **1124** and executed by one or more of the N processing components in the processing portion **1126**. The N processing components in connection with RAM **1124** generally operate to execute the instructions stored in nonvolatile memory **1120** to enable execution of the algorithms and functions disclosed herein. It should be recognized that several algorithms or functions are disclosed herein, but some of these algorithms or functions are not represented in flowcharts. Processor-executable code to effectuate methods described herein may be persistently stored in nonvolatile memory **1120** and executed by the N processing components in connection with RAM **1124**. As one of ordinary skill in the art will appreciate, the processing portion **1126** may include a video processor, digital signal processor (DSP), micro-controller, graphics processing unit (GPU), or other hardware processing components or combinations of hardware and software processing components (e.g., an FPGA or an FPGA including digital logic processing portions). In addition, or in the alternative, non-transitory FPGA-configuration-instructions may be persistently stored in nonvolatile memory **1120** and accessed

(e.g., during boot up) to configure a field programmable gate array (FPGA) to implement the algorithms disclosed herein.

[0056] The input component **1130** may receive impedance related signals (e.g., signals indicative of plasma impedance). Although not required, in some implementations the FPGA **1127** may be used to realize sampling-related components and the FPGA **1127** may sample the impedance related signals and provide digital representations. In some embodiments, the processing portion **1126** (in connection with processor-executable instructions stored in the nonvolatile memory **1120**) are used to realize the controllers disclosed herein, and functions of the controller may reside in a bias supply and/or other components of a plasma processing system. But the FPGA **1127** may also be used to implement these functions. In addition, the input component **1130** may receive phase information and/or a synchronization signal between bias supplies and source generator **102** that are indicative of one or more aspects of an environment within a plasma processing chamber and/or synchronized control between a source generator and the bias supply (e.g., single switch, dual switch bias supply). The signals received at the input component **1130** may include, for example, synchronization signals, impedance control signals, or control signals from a user interface (e.g., thresholds or instructions for filtering impedance indicator values for feedback control).

[0057] The output component **1140** generally operates to provide one or more analog or digital signals to effectuate the gate drive signals for opening and closing of the switches. The output component **1140** may also control one or more aspects of the power supplies described herein. The depicted transceiver component **1128** includes N transceiver chains, which may be used for communicating with external devices via wireless or wireline networks. Each of the N transceiver chains may represent a transceiver associated with a particular communication scheme (e.g., WiFi, Ethernet, Profibus, etc.).

[0058] As will be appreciated by one skilled in the art, aspects of the present disclosure may be embodied as a system, method or computer program product. Accordingly, aspects of the present disclosure may take the form of an entirely hardware embodiment, an entirely software embodiment (including firmware, resident software, micro-code, etc.) or an embodiment combining software and hardware aspects that may all generally be referred to herein as a “circuit,” “module” or “system.” Furthermore, aspects of the present disclosure may take the form of a computer program product embodied in one or more computer readable medium(s) having computer readable program code embodied thereon.

Claims

1. A bias supply, comprising: a first node; circuitry configured to apply a waveform to the first node, wherein the waveform includes a peak voltage and a ramp voltage; and a controller configured to receive an impedance indicator of a load coupled to the first node, and to direct the circuitry to control the ramp voltage based on the impedance indicator.
2. The bias supply of claim 1, wherein: the impedance indicator comprises a measured parameter indicative of a plasma impedance presented to a source generator; and the impedance indicator is measured during application of the ramp voltage.
3. The bias supply of claim 2, wherein: the controller is configured to direct the circuitry to adjust a slope of the ramp voltage to induce the impedance indicator to be constant, or approximately constant, during the application of the ramp voltage.
4. The bias supply of claim 3, wherein: the controller is configured to determine a non-fluctuating portion of the impedance indicator measured during the application of the ramp voltage, and to direct the circuitry to control the non-fluctuating portion to be constant, or approximately constant, during the application of the ramp voltage.
5. The bias supply of claim 4, wherein: the controller is configured to extract the non-fluctuating portion of the impedance indicator based on a threshold.

6. The bias supply of claim 2, wherein: the controller is configured to receive the impedance indicator from a sensor coupled to the source generator.
7. The bias supply of claim 1, wherein: the controller is configured to direct the circuitry to control a duration of the ramp voltage based on the impedance indicator.
8. The bias supply of claim 1, wherein: the impedance indicator comprises one or more of: a measured magnitude of plasma impedance; a measured reflection coefficient of power reflected; a measured voltage standing wave ratio (VSWR); a measured forward power; a measured delivered power; a measured voltage; a measured current; and a measured phase.
9. The bias supply of claim 1, wherein: the waveform is an asymmetric periodic voltage waveform, comprising: a first section that begins with a first negative voltage, followed by an increase to the peak voltage, followed by a decrease to a second negative voltage; and a second section that begins with the second negative voltage and includes the ramp voltage between the second negative voltage and a third negative voltage.
10. A method comprising: applying a waveform to a first node, wherein the waveform includes a peak voltage and a ramp voltage; receiving an impedance indicator of a load coupled to the first node; and controlling the ramp voltage based on the impedance indicator.
11. The method of claim 10, further comprising: measuring the impedance indicator during application of the ramp voltage, wherein the impedance indicator is a measured parameter indicative of a plasma impedance presented to a source generator.
12. The method of claim 11, further comprising: adjusting a slope of the ramp voltage to induce the impedance indicator to be constant, or approximately constant, during the application of the ramp voltage.
13. The method of claim 12, further comprising: extracting a non-fluctuating portion of the impedance indicator corresponding with the application of the ramp voltage; and adjusting a slope of the ramp voltage to induce the non-fluctuating portion of the impedance indicator to be constant, or approximately constant, during the application of the ramp voltage.
14. The method of claim 10, wherein: the waveform is an asymmetric periodic voltage waveform, comprising: a first section that begins with a first negative voltage, followed by an increase to the peak voltage, followed by a decrease to a second negative voltage; and a second section that begins with the second negative voltage and includes the ramp voltage between the second negative voltage and a third negative voltage.
15. A non-transitory computer-readable storage medium having instructions embodied thereon, the instructions are executable by a processor and/or capable of programming a field programmable gate array, the instructions comprising instructions for: applying a waveform to a first node, wherein the waveform includes a peak voltage and a ramp voltage; receiving an impedance indicator of a load coupled to the first node; and controlling the ramp voltage based on the impedance indicator.
16. The non-transitory computer-readable storage medium of claim 15, wherein: the impedance indicator is a measured parameter indicative of a plasma impedance presented to a source generator; and the impedance indicator is measured during application of the ramp voltage.
17. The non-transitory computer-readable storage medium of claim 16, wherein the instructions comprise instructions for: adjusting a slope of the ramp voltage to induce the impedance indicator to be constant, or approximately constant, during the application of the ramp voltage.
18. The non-transitory computer-readable storage medium of claim 17, wherein the instructions comprise instructions for: extracting a non-fluctuating portion of the impedance indicator corresponding with the application of the ramp voltage; and adjusting a slope of the ramp voltage to induce the non-fluctuating portion of the impedance indicator to be constant, or approximately constant, during the application of the ramp voltage.
19. The non-transitory computer-readable storage medium of claim 16, wherein: the impedance indicator comprises one or more of: a measured magnitude of plasma impedance; a measured

reflection coefficient of power reflected; a measured voltage standing wave ratio (VSWR); a measured forward power; a measured delivered power; a measured voltage; a measured current; and a measured phase.

20. The non-transitory computer-readable storage medium of claim 15, wherein: the waveform is an asymmetric periodic voltage waveform, comprising: a first section that begins with a first negative voltage, followed by an increase to the peak voltage, followed by a decrease to a second negative voltage; and a second section that begins with the second negative voltage and includes the ramp voltage between the second negative voltage and a third negative voltage.
