

US Patent & Trademark Office

Patent Public Search | Text View

United States Patent	12408431
Kind Code	B2
Date of Patent	September 02, 2025
Inventor(s)	Zhang; Jingyun et al.

Gate stack quality for gate-all-around field-effect transistors

Abstract

A semiconductor device includes a first gate-all-around field-effect transistor (GAA FET) device including a first gate stack having first channels and dielectric material including first and second portions having respective thicknesses formed around the first interfacial layers. The semiconductor device further includes a second GAA FET device including a second gate stack having second channels and the dielectric material formed around the second interfacial layers. A threshold voltage (V_t) shift associated with the semiconductor device is achieved based on a thickness of the first portion of the dielectric material.

Inventors: Zhang; Jingyun (Albany, NY), Ando; Takashi (Tuckahoe, NY), Lee; Choonghyun (Rensselaer, NY)

Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATION (Armonk, NY)

Family ID: 96876753

Assignee: INTERNATIONAL BUSINESS MACHINES CORPORATION (Armonk, NY)

Appl. No.: 16/662865

Filed: October 24, 2019

Prior Publication Data

Document Identifier	Publication Date
US 20210126018 A1	Apr. 29, 2021

Related U.S. Application Data

division parent-doc US 15947411 20180406 US 10566435 20200218 child-doc US 16662865

Publication Classification

Int. Cl.: H01L27/12 (20060101); H10D30/67 (20250101); H10D64/27 (20250101); H10D84/01 (20250101); H10D84/03 (20250101); H10D86/00 (20250101)

U.S. Cl.:

CPC H10D86/215 (20250101); H10D30/6735 (20250101); H10D64/516 (20250101); H10D84/0144 (20250101); H10D84/038 (20250101); H10D30/6736 (20250101)

Field of Classification Search

CPC: H01L (29/66795); H01L (29/785); H01L (27/1211); H01L (29/42368); H01L (29/42392); H10D (86/215); H10D (30/6735); H10D (64/516); H10D (84/0144); H10D (84/038); H10D (30/6736); H10D (30/014); H10D (30/43); H10D (30/6757); H10D (62/121); H10D (64/01); H10D (64/685); H10D (84/83); B82Y (10/00)

USPC: 257/401

References Cited

U.S. PATENT DOCUMENTS

Patent No.	Issued Date	Patentee Name	U.S. Cl.	CPC
7576395	12/2008	Jung et al.	N/A	N/A
7663166	12/2009	Kim	257/288	H01L 29/0657
8298881	12/2011	Sleight	438/151	H01L 29/775
8658518	12/2013	Chang	438/479	H01L 29/16
8722492	12/2013	Bangsaruntip	438/279	H01L 21/047
8865538	12/2013	Clark	N/A	N/A
9035277	12/2014	Ching	257/9	H01L 21/845
9048183	12/2014	Ganguli et al.	N/A	N/A
9171843	12/2014	Ching	N/A	H01L 29/78618
9318553	12/2015	Cheng	N/A	H01L 29/0673
9362397	12/2015	Hur	N/A	H01L 29/66484
9608116	12/2016	Ching	N/A	H01L 21/823481
9613866	12/2016	Ando et al.	N/A	N/A
9647098	12/2016	Obradovic	N/A	H01L 21/8252
9673279	12/2016	Lee	N/A	H01L 29/6656
9685371	12/2016	Zope et al.	N/A	N/A
9685522	12/2016	Kim	N/A	H01L 21/28088
9728619	12/2016	Bangsaruntip	N/A	H01L 29/0665
9748404	12/2016	Chang	N/A	H01L 29/66772
9899416	12/2017	Kim	N/A	H01L 29/0673
9997519	12/2017	Bao	N/A	H01L 29/4966
10026652	12/2017	Wang	N/A	H01L 21/82345
10103065	12/2017	Mochizuki	N/A	H01L 29/401
10109534	12/2017	Brand	N/A	H01L 29/785
10128379	12/2017	Song	N/A	H01L 29/42392
10163729	12/2017	Ching	N/A	H01L 29/66439
10204985	12/2018	Lee	N/A	H01L 29/78696
10276452	12/2018	Seshadri	N/A	H01L 21/28185
10304936	12/2018	Loubet	N/A	H01L 29/1037

10319846	12/2018	Ando	N/A	H01L 21/82380
10374034	12/2018	Liu	N/A	H01L 21/02186
10374059	12/2018	Cheng	N/A	H01L 29/0847
10381490	12/2018	Kim	N/A	H01L 27/088
10396152	12/2018	Cheng	N/A	H01L 29/0673
10414978	12/2018	Kim	N/A	H01L 29/78
10461167	12/2018	Lee	N/A	H01L 21/82345
10475898	12/2018	Chung	N/A	H01L 21/28088
10553679	12/2019	Zhang	N/A	H01L 29/66439
10559566	12/2019	Lee	N/A	H01L 29/78
10566435	12/2019	Zhang	N/A	H01L 21/823462
10573521	12/2019	Wang	N/A	H01L 29/66742
10643899	12/2019	Zhang	N/A	H01L 21/823456
10672742	12/2019	Wu	N/A	H01L 21/823807
10692778	12/2019	Bao	N/A	H01L 21/823821
10692866	12/2019	Ando	N/A	H01L 21/3215
10700064	12/2019	Zhang	N/A	H01L 29/78
10714391	12/2019	Smith	N/A	B82Y 10/00
10720431	12/2019	Cheng	N/A	H01L 21/3086
10734286	12/2019	Ando	N/A	H01L 29/0673
10741660	12/2019	Loubet	N/A	H01L 21/28158
10763177	12/2019	Zhang	N/A	H01L 21/823462
10832960	12/2019	Zhang	N/A	H01L 21/324
10833078	12/2019	Smith	N/A	H01L 21/823842
10872983	12/2019	Yang	N/A	H01L 29/1033
10910375	12/2020	Ching	N/A	H01L 29/0673
10978299	12/2020	Noh	N/A	H01L 29/42392
11049937	12/2020	Cheng	N/A	B82Y 10/00
11127819	12/2020	Liaw	N/A	H01L 29/785
11133305	12/2020	Ando	N/A	H01L 21/28088
11133309	12/2020	Zhang	N/A	H01L 21/3115
11152264	12/2020	Zhang	N/A	H01L 29/42392
11164796	12/2020	Cheng	N/A	H01L 29/4966
11205650	12/2020	Huang	N/A	H01L 21/823857
11244871	12/2021	Chiang	N/A	H01L 29/785
11282939	12/2021	Lee	N/A	H01L 29/66439
11296078	12/2021	Lee	N/A	H01L 29/78684
11329136	12/2021	Bao	N/A	H01L 29/0673
11495662	12/2021	Liaw	N/A	H01L 27/0924
11705503	12/2022	Kim	257/288	H01L 29/66636
11710667	12/2022	Hsu	257/295	H01L 29/78391
2017/0104060	12/2016	Balakrishnan	N/A	H01L 21/823412
2017/0200738	12/2016	Kim	N/A	H01L 29/66439
2017/0256544	12/2016	Chai	N/A	H01L 29/401
2018/0158836	12/2017	Kim	N/A	H01L 29/42392
2018/0308768	12/2017	Mochizuki	N/A	H01L 29/4908
2020/0035678	12/2019	Lee	N/A	H01L 29/1079
2020/0235133	12/2019	Xiao	N/A	H01L 29/78696
2020/0343376	12/2019	Chiang	N/A	H01L 27/088
2020/0343387	12/2019	Liaw	N/A	H01L 27/088

2020/0365612	12/2019	Hu	N/A	H01L 29/41741
2020/0373300	12/2019	Zhang	N/A	H01L 29/78696
2021/0036144	12/2020	Liaw	N/A	H01L 21/823807
2021/0098589	12/2020	Cheng	N/A	H01L 29/78696
2021/0098605	12/2020	Wang	N/A	H01L 29/66636

OTHER PUBLICATIONS

Misra et al., “3. Field Effect Transistors” (2005) pp. 109-126. cited by examiner

List of IBM Patents or Patent Applications Treated as Related dated Oct. 24, 2019, 2 pages. cited by applicant

Primary Examiner: Kim; Jay C

Attorney, Agent or Firm: Tutunjian & Bitetto, P.C.

Background/Summary

BACKGROUND

(1) The present invention generally relates to semiconductor devices, and more particularly to gate-all-around field-effect transistors and methods of fabricating thereof.

(2) A gate-all-around (GAA) field effect transistor (FET) is a FET in which the gate is placed on all four sides of a channel of the FET. GAA FETs can reduce problems associated with channel width variations, including but not limited to undesired variability and mobility loss.

SUMMARY

(3) In accordance an embodiment of the present invention, a method for fabricating a semiconductor device is provided. The method includes forming a first metal oxide layer on a first portion of dielectric material formed around channels of a first gate stack of a first gate-all-around field-effect transistor (GAA FET) device and around channels a second gate stack of a second GAA FET device. The first, portion of dielectric material is formed during a first deposition process. The method further includes performing an anneal process after forming the first metal oxide layer to achieve a threshold voltage (V_t) shift based on a thickness of the first portion of the dielectric material.

(4) In accordance with another embodiment of the present invention, a method for fabricating a semiconductor device is provided. The method includes forming a first portion of dielectric material on interfacial layers formed around channels of a first gate stack of a first gate-all-around field-effect transistor (GAA FET) device and on interfacial layers formed around channels of a second gate stack of a second GAA FET device. The first portion of the dielectric material is formed during a first deposition process. The method further includes performing a first anneal process after forming the first portion of the dielectric material, forming first and second sacrificial layers within the first and second gate stacks, respectively, forming a first metal oxide layer on each of the first and second sacrificial layers, forming a first protective layer on each of the first metal oxide layers, removing the first protective layers and the first sacrificial layer along with the first metal oxide layer formed on the first sacrificial layer, forming a second metal oxide layer on the first portion of the dielectric material of the first GAA FET device and on the first metal oxide layer of the second GAA FET device, forming second protective layers on the second metal oxide layers, forming layers including amorphous silicon (a-Si) on the second protective layers, performing a second anneal process after forming the layers including a-Si to achieve a threshold voltage (V_t) shift based on a thickness of the first portion of the dielectric material, removing all layers from the

first GAA FET device and the second GAA FET device up to the first portion of the dielectric material, and forming a second portion of the dielectric material on the first portion of the dielectric material during a second deposition process to complete the dielectric material formation on the interfacial layers.

(5) In accordance with yet another embodiment of the present invention, a semiconductor device is provided. The device includes a first gate-all-around field-effect transistor (GAA FET) device including a first gate stack having first channels and dielectric material including first and second portions having respective thicknesses formed around the first interfacial layers. The semiconductor device further includes a second GAA FET device including a second gate stack having second channels and the dielectric material formed around the second interfacial layers. A threshold voltage (V_t) shift associated with the semiconductor device is achieved based on a thickness of the first portion of the dielectric material.

(6) In accordance with yet another embodiment of the present invention, a semiconductor device is provided. The device includes a first gate-all-around field-effect transistor (GAA FET) device including a first gate stack having first channels, interfacial layers formed around the first channels, and dielectric material including first and second portions having respective thicknesses formed around the first interfacial layers. The device further includes a second GAA FET device including a second gate stack having second channels, the interfacial layers formed around the second channels, and the dielectric material formed around the second interfacial layers. A threshold voltage (V_t) shift associated with the semiconductor device is achieved based on a thickness of the first portion of the dielectric material.

(7) In accordance with yet another embodiment of the present invention, a semiconductor device is provided. The device includes a first gate-all-around field-effect transistor (GAA FET) device including a first gate stack having first channels, interfacial layers formed around the first channels, and dielectric material including first and second portions having respective thicknesses formed around the first interfacial layers. The device further includes a second GAA FET device including a second gate stack having second channels, the interfacial layers formed around the second channels, and the dielectric material formed around the second interfacial layers. The first and second channels have a thickness between about 4 nm to about 8 nm, the first and second interfacial layers have a thickness between about 0.5 nm to about 1.5 nm, the first and second portions of the dielectric material have a combined thickness between about 1 nm to about 3 nm, and a threshold voltage (V_t) shift associated with the semiconductor device is achieved based on a thickness of the first portion of the dielectric material.

(8) These and other features and advantages will become apparent from the following detailed description of illustrative embodiments thereof, which is to be read in connection with the accompanying drawings.

Description

BRIEF DESCRIPTION OF THE DRAWINGS

(1) The following description will provide details of preferred embodiments with reference to the following figures wherein:

(2) FIG. 1 is a cross-sectional view of post channel release of channels of gate stacks of devices during the fabrication of a semiconductor device, in accordance with an embodiment of the present invention;

(3) FIG. 2 is a cross-sectional view of layers formed on the channels during the fabrication of the semiconductor device, in accordance with an embodiment of the present invention;

(4) FIG. 3 is a cross-sectional view of diffusion barriers formed within gaps in the gate stacks during the fabrication of the semiconductor device, in accordance with an embodiment of the

present invention;

(5) FIG. 4 is a cross-sectional view of layers formed on the diffusion barriers during the fabrication of the semiconductor device, in accordance with an embodiment of the present invention;

(6) FIG. 5 is a cross-sectional view of additional layers formed on the layers formed on the diffusion barriers during the fabrication of the semiconductor device, in accordance with an embodiment of the present invention;

(7) FIG. 6 is a cross-sectional view of material removed during the fabrication of the semiconductor device, in accordance with an embodiment of the present invention;

(8) FIG. 7 is a cross-sectional view of layers formed in a given number of deposition cycles after the removal of the material during the fabrication of the semiconductor device, in accordance with an embodiment of the present invention;

(9) FIG. 8 is a cross-sectional view of additional layers formed on the layers formed in the given number of deposition cycles, in accordance with an embodiment of the present invention;

(10) FIG. 9 is a cross-sectional view of material formed within gaps in the gate stacks during the fabrication of the semiconductor device, in accordance with an embodiment of the present invention;

(11) FIG. 10 is a cross-sectional view of dielectric material formed during the fabrication of the semiconductor device, in accordance with an embodiment of the present invention; and

(12) FIG. 11 is a cross-sectional view of a work function metal formed within gaps in the gate stacks during the fabrication of the semiconductor device, in accordance with an embodiment of the present invention.

DETAILED DESCRIPTION

(13) Due to limited spacing between gate stack channels, conventional gate stack channels do not have a run-path to simultaneously achieve reliability anneal and multi-threshold voltage (V_t). The reliability anneal process can include depositing a capping layer, performing a spike anneal, and then removing the capping layer. Such gate stack channels can be in the form of nanosheets composed of one or more semiconductor materials. For example, the nanosheets can be composed of silicon (Si).

(14) The embodiments described herein provide for the formation of dielectric material on interfacial layers (ILs) formed on gate stack channels of GAA FET devices in separate dielectric material deposition processes, as opposed to a single dielectric material deposition process. For example, the dielectric layer formed during a first dielectric material deposition process will have a thickness less than a total thickness for the dielectric material, and the dielectric layer formed on the first dielectric layer during a second dielectric material deposition process will have a thickness such that the combined thickness of the dielectric layers is equal to about the total thickness. In one embodiment, the total thickness can be from about 1 nm to about 3 nm, the dielectric layer formed during the first dielectric material deposition process can have a thickness of about 0.5 nm to about 2 nm, and the dielectric layer formed during the second dielectric material deposition process can have a thickness of about 0.5 nm to about 1 nm. In an illustrative example, if the total thickness is about, e.g., 2 nm, the dielectric layer formed during the first dielectric material deposition process can have a thickness of about 1 nm, and the dielectric layer formed during the second dielectric material deposition process can have a thickness of about 1 nm. However, such thicknesses should not be considered limiting.

(15) By separating the formation of the dielectric material into separate dielectric material deposition processes, reliability annealing and multi V_t processing of GAA FETs at low thermal budget can be achieved. The reduced thermal budget can prevent IL regrowth for the GAA FET devices. A first one of the GAA FET devices can be a device with dipole engineering to modulate V_t , and a second one of the GAA FET devices can be a device without dipole engineering, which will have a different V_t from the first GAA FET device.

(16) To simultaneously achieve the reliability annealing and multi- V_t , the embodiments described

herein can use a modified high-k dielectric profile along with a laser anneal, although any dielectric and anneal process can be employed in accordance with the embodiments described herein. The improved gate stack quality for GAA FETs realized by the embodiments described herein can provide further benefits regarding negative-bias temperature instability (NBTI) and inversion-layer thickness ($T_{sub.inv}$) of the gate stack.

(17) It is to be understood that aspects of the present invention will be described in terms of a given illustrative architecture; however, other architectures, structures, substrate materials and process features and steps can be varied within the scope of aspects of the present invention.

(18) It will also be understood that when an element such as a layer, region or substrate is referred to as being “on” or “over” another element, it can be directly on the other element or intervening elements can also be present. In contrast, when an element is referred to as being “directly on” or “directly over” another element, there are no intervening elements present. It will also be understood that when an element is referred to as being “connected” or “coupled” to another element, it can be directly connected or coupled to the other element or intervening elements can be present. In contrast, when an element is referred to as being “directly connected” or “directly coupled” to another element, there are no intervening elements present.

(19) The present embodiments can include a design for an integrated circuit chip, which can be created in a graphical computer programming language, and stored in a computer storage medium (such as a disk, tape, physical hard drive, or virtual hard drive such as in a storage access network). If the designer does not fabricate chips or the photolithographic masks used to fabricate chips, the designer can transmit the resulting design by physical means (e.g., by providing a copy of the storage medium storing the design) or electronically (e.g., through the Internet) to such entities, directly or indirectly. The stored design is then converted into the appropriate format (e.g., GDSII) for the fabrication of photolithographic masks, which typically include multiple copies of the chip design in question that are to be formed on a wafer. The photolithographic masks are utilized to define areas of the wafer (and/or the layers thereon) to be etched or otherwise processed.

(20) Methods as described herein can be used in the fabrication of integrated circuit chips. The resulting integrated circuit chips can be distributed by the fabricator in raw wafer form (that is, as a single wafer that has multiple unpackaged chips), as a bare die, or in a packaged form. In the latter case, the chip is mounted in a single chip package (such as a plastic carrier, with leads that are affixed to a motherboard or other higher level carrier) or in a multichip package (such as a ceramic carrier that has either or both surface interconnections or buried interconnections). In any case, the chip is then integrated with other chips, discrete circuit elements, and/or other signal processing devices as part of either (a) an intermediate product, such as a motherboard, or (b) an end product. The end product can be any product that includes integrated circuit chips, ranging from toys and other low-end applications to advanced computer products having a display, a keyboard or other input device, and a central processor.

(21) It should also be understood that material compounds will be described in terms of listed elements, e.g., SiGe. These compounds include different proportions of the elements within the compound, e.g., SiGe includes $Si_{sub.x}Ge_{sub.1-x}$ where x is less than or equal to 1, etc. In addition, other elements can be included in the compound and still function in accordance with the present principles. The compounds with additional elements will be referred to herein as alloys.

(22) Reference in the specification to “one embodiment” or “an embodiment”, as well as other variations thereof, means that a particular feature, structure, characteristic, and so forth described in connection with the embodiment is included in at least one embodiment. Thus, the appearances of the phrase “in one embodiment” or “in an embodiment”, as well any other variations, appearing in various places throughout the specification are not necessarily all referring to the same embodiment.

(23) It is to be appreciated that the use of any of the following “/”, “and/or”, and “at least one of”, for example, in the cases of “A/B”, “A and/or B” and “at least one of A and B”, is intended to

encompass the selection of the first listed option (A) only, or the selection of the second listed option (B) only, or the selection of both options (A and B). As a further example, in the cases of “A, B, and/or C” and “at least one of A, B, and C”, such phrasing is intended to encompass the selection of the first listed option (A) only, or the selection of the second listed option (B) only, or the selection of the third listed option (C) only, or the selection of the first and the second listed options (A and B) only, or the selection of the first and third listed options (A and C) only, or the selection of the second and third listed options (B and C) only, or the selection of all three options (A and B and C). This can be extended, as readily apparent by one of ordinary skill in this and related arts, for as many items listed.

(24) The terminology used herein is for the purpose of describing particular embodiments only and is not intended to be limiting of example embodiments. As used herein, the singular forms “a,” “an” and “the” are intended to include the plural forms as well, unless the context clearly indicates otherwise. It will be further understood that the terms “comprises,” “comprising,” “includes” and/or “including,” when used herein, specify the presence of stated features, integers, steps, operations, elements and/or components, but do not preclude the presence or addition of one or more other features, integers, steps, operations, elements, components and/or groups thereof.

(25) Spatially relative terms, such as “beneath,” “below,” “lower,” “above,” “upper,” and the like, can be used herein for ease of description to describe one element's or feature's relationship to another element(s) or feature(s) as illustrated in the FIGS. It will be understood that the spatially relative terms are intended to encompass different orientations of the device in use or operation in addition to the orientation depicted in the FIGS. For example, if the device in the FIGS. is turned over, elements described as “below” or “beneath” other elements or features would then be oriented “above” the other elements or features. Thus, the term “below” can encompass both an orientation of above and below. The device can be otherwise oriented (rotated 90 degrees or at other orientations), and the spatially relative descriptors used herein can be interpreted accordingly. In addition, it will also be understood that when a layer is referred to as being “between” two layers, it can be the only layer between the two layers, or one or more intervening layers can also be present.

(26) It will be understood that, although the terms first, second, etc. can be used herein to describe various elements, these elements should not be limited by these terms. These terms are only used to distinguish one element from another element. Thus, a first element discussed below could be termed a second element without departing from the scope of the present concept.

(27) Referring now to the drawings in which like numerals represent the same or similar elements, FIGS. 1-11 depict respective steps of a process flow for fabricating semiconductor devices to improve gate-stack quality for GAA FETs.

(28) Referring to FIG. 1, a cross-sectional view showing an exemplary semiconductor device **100** during post channel release is provided. As shown, the device **100** includes a GAA FET device **102a** and a GAA FET device **102b**. In one embodiment, the GAA FET device **102a** is a device with dipole engineering to modulate V_t , and the GAA FET device **102b** is a device without dipole engineering, which will have a different V_t from the first GAA FET device.

(29) The GAA FET device **102a** includes a substrate **110a** and the GAA FET device **102b** includes a substrate **110b**. In one embodiment, the substrates **110a** and **110b** include Si, although the materials of the substrates **110a** and **110b** should not be considered limiting. The substrates **110a** and **110b** can include any suitable substrate structure, e.g., a bulk semiconductor, a semiconductor-on-insulator (SOI) substrate, etc. In one example, at least one of the substrates **110a** and **110b** can include a silicon-containing material. Illustrative examples of Si-containing materials suitable for the substrate can include, but are not limited to, Si, SiGe, SiGeC, SiC and multi-layers thereof. Although silicon is the predominantly used semiconductor material in wafer fabrication, alternative semiconductor materials can be employed as additional layers, such as, but not limited to, germanium, gallium arsenide, gallium nitride, silicon germanium, cadmium telluride, zinc selenide, etc.

(30) The GAA FET device **102a** includes a gate stack **120a** that includes a plurality of channels, including channels **122a**, **124a** and **126a**. The GAA FET device **102b** includes a gate stack **120b** that includes a plurality of channels, including channels **122b**, **124b** and **126b**.

(31) As shown, the channels **122a-126a** and the channels **122b-126b** have surrounding material removed, but are supported at locations not depicted in the cross-sectional view.

(32) In one embodiment, each of the channels **122a-126a** and **122b-126b** is formed from a nanosheet. One or more of the nanosheets can include Si. However, any material suitable for use as a channel material can be used in accordance with the embodiments described herein. Illustratively, the thickness of each channel can be between about 4 nm to about 8 nm, and the spacing between each channel, also referred to herein as inter-channel spacing, can be between about 8 nm to about 13 nm. More specifically, the thickness of each channel can be about 6 nm, and the spacing between each channel, also referred to herein as inter-channel spacing, can be about 11 nm.

(33) Referring to FIG. 2, an interfacial layer (IL) **130a** is formed around each of the channels **122a-126a** and on the surface of the substrate **110a**, dielectric material **132a** is formed on the IL **130a**, an IL **130b** is formed around each of the channels **122a-126b** and on the surface of the substrate **110b**, and dielectric material **132b** is formed on the ILs **130b**. ILs **130a** and **130b** and dielectric materials **132a** and **132b** can be formed employing any deposition process and/or etching process suitable for use in accordance with the embodiments described herein (e.g., atomic layer deposition (ALD)).

(34) The ILs **130a** and **130b** can include any material suitable for use as an IL. Such materials may include, but are not limited to, silicon dioxide (SiO₂), hafnium silicates, and silicon oxynitrides. The dielectric materials **132a** and **132b** can include high-k dielectric material, although any type of dielectric material can be used in accordance with the embodiments described herein. A high-k dielectric material is a dielectric material having a dielectric constant (k) higher than the dielectric constant of silicon dioxide (SiO₂) at room temperature (20° C.-25° C.) and atmospheric pressure (1 atm). Such high-k dielectric materials may include, but are not limited to, hafnium oxides, hafnium silicates, titanium oxides, barium-strontium-titanates (BSTs) and lead-zirconate-titanates (PZTs).

(35) As previously mentioned, instead of forming all the dielectric material on the ILs **130a** and **130b** in a single dielectric material deposition process, the embodiments described herein separate the formation of the dielectric material on the ILs **130a** and **130b** into two separate dielectric material deposition processes. Thus, the dielectric materials **132a** and **132b** correspond to a first portion of the dielectric material formed on the ILs **130a** and **130b** during a first dielectric material deposition process.

(36) In one embodiment, the dielectric material formed around the ILs **130a** and **130b** can have a total thickness (e.g., a total thickness of the first portion of the dielectric material and a second portion of the dielectric material) of between about 1 nm to about 3 nm. More specifically, in one embodiment, the total thickness is about 2 nm.

(37) The thickness of the dielectric material formed during the first deposition process, dielectric materials **132a** and **132b**, is less than the total thickness. In one embodiment, the thickness of the ILs **130a** and **130b** can be between about 0.5 nm to about 1.5 nm, the thickness of the dielectric materials **132a** and **132b** can be between about 0.5 nm to about 2 nm, and the inter-channel spacing is reduced by about 1 nm to about 3.5 nm. For example, in the embodiment in which the total thickness is about 1.7 nm, the thickness of each of the ILs **130a** and **130b** can be about 0.7 nm, the thickness of the dielectric materials **132a** and **132b** can be about 1 nm, and the inter-channel spacing is reduced by about 3.4 nm.

(38) The thickness of the dielectric material formed during the first deposition process, dielectric materials **132a** and **132b**, can be chosen to provide advantages over conventional GAA FET fabrication processes. For example, the thickness of the dielectric materials **132a** and **132b** should be sufficiently small to reduce or prevent crystallization during an annealing process performed after the dielectric materials **132a** and **132b** are formed on the ILs **130a** and **130b**. Performing the

annealing process on the dielectric materials **132a** and **132b** having a sufficiently small thickness and without a capping layer can improve bias temperature instability (BTI). For example, in one embodiment, the annealing process is a laser annealing process, such as laser spike annealing (LSA). The LSA can be performed at about 1200 degrees Celsius, and can be performed without a capping layer. However, any suitable anneal process can be performed in accordance with the embodiments described herein.

(39) Referring to FIG. 3, a sacrificial layer **140a** is formed surrounding the gate stack **120a** and a sacrificial layer **140b** is formed surrounding the gate stack **120b**. In one embodiment, the sacrificial layers **140a** and **140b** include titanium nitride (TiN), although any suitable material can be used in accordance with the embodiment described herein. Other examples of materials that the sacrificial layers **140a** and **140b** can include are TaN, TiAlC, etc. The sacrificial layers **140a** and **140b** can be formed using any suitable process in accordance with the embodiments described herein. The sacrificial layers **140a** and **140b** should have a thickness to pinch-off the gap. In one embodiment, the sacrificial layers **140a** and **140b** can each have a thickness between about 4 nm to about 6 nm. More specifically, in the case that the formation of the ILs **130a** and **130b** and the dielectric material **132a** and **132b** reduces the inter-channel spacing by about 3.4 nm, the sacrificial layers **140a** and **140b** can each have a thickness of about 4 nm.

(40) Referring to FIG. 4, a metal oxide layer **150a** is formed on the sacrificial layer **140a** and a metal oxide layer **150b** is formed on the sacrificial layer **140b**. In one embodiment, the metal oxide layers **150a** and **150b** include transition metal oxides. Transition metal oxides are compounds that include oxygen atoms bound to transition metals. Non-limiting examples of metal oxides that metal oxide layers **150a** and **150b** can include are La.sub.2O.sub.3, Y.sub.2O.sub.3, Al.sub.2O.sub.3, Lu.sub.2O.sub.3, MgO.sub.2, etc. The metal oxide layers **150a** and **150b** can be formed using any suitable process in accordance with the embodiments described herein. In one embodiment, the dielectric layers **150a** and **150b** can each have a thickness of between about 0.5 nm to about 2 nm.

(41) Referring to FIG. 5, a protective layer **160a** is formed on the metal oxide layer **150a** and a protective layer **160b** is formed on the metal oxide layer **150b**. The protective layers **160a** and **160b** function to protect and provide connectivity to the metal oxide layers **150a** and **150b**, respectively. In one embodiment, the protective layers **160a** and **160b** include metal organic TiN (Mo—TiN). However, the protective layers **160a** and **160b** can include any suitable material in accordance with the embodiments described herein. For example, the protective layers **160a** and **160b** can include Mo—TaN, Mo—TiAlC, etc. Each of the protective layers **160a** and **160b** can have a thickness from about 1 nm to about 2 nm. More specifically, in one embodiment, each of the protective layers **160a** and **160b** can have a thickness of about 1.5 nm.

(42) Referring to FIG. 6, an etch process is performed to remove the layers **140a-160a** from the GAA FET device **102a**, and the protective layer **160b** from the GAA FET device **102b**. The dielectric layer **150b** functions as a hard mask to stop the etch process with respect to the GAA FET device **102b**.

(43) Referring to FIG. 7, a metal oxide layer **170a** is formed around the dielectric material **132a** and a metal oxide layer **170b** is formed on the dielectric layer **150b**. The metal oxide layers **170a** and **170b** can be formed in a given number of deposition cycles to achieve thicknesses corresponding to a given Vt shift and low drive-in temperature, based on the thickness of the dielectric material in the layer **130a**. For example, if the thickness of the dielectric material **132a** is about 1 nm, the metal oxide layers **170a** and **170b** can be formed in about five cycles to achieve a Vt shift of about 150 mV. In one embodiment, the metal oxide layers **170a** and **170b** include transition metal oxides, such as those described above with reference to FIG. 4.

(44) The metal oxide layers **170a** and **170b** can each have a thickness of about 0.3 nm to about 1 nm, thereby reducing the inter-channel spacing by about 0.6 nm to about 2 nm.

(45) Referring to FIG. 8, a protective layer **180a** is formed on the dielectric layer **170a** and a protective layer **180b** is formed on the metal oxide layer **170b**. In one embodiment, the protective

layers **180a** and **180b** include Mo—TiN. However, the protective layers **180a** and **180b** can include any suitable material in accordance with the embodiments described herein. For example, the protective layers **180a** and **180b** can include Mo—TaN, Mo—TiAlC, etc.

(46) At least the protective layer **180a** can have a thickness between about 1 nm to about 2 nm 1.5 nm. More specifically, at least the protective layer **180a** can have a thickness of about 1.5 nm, thereby reducing the inter-channel spacing by about 3 nm.

(47) Referring to FIG. 9, a layer **190a** is formed on the protective layer **180a** and a layer **190b** is formed on the protective layer **180b**. In one embodiment, the layers **190a** and **190b** include a Si material (e.g., amorphous Si). The layer **190a** has a thickness that pinches off the gaps between the channels **122a-126a**.

(48) An anneal process can then be performed after forming the layers **190a** and **190b**. As described above, the thickness of the dielectric material **132a** and **132b** is less than that of the total thickness. This allows the anneal process to be performed at a temperature lower than about 970 degrees Celsius, which is the anneal temperature used in conventional implementations. For example, in one embodiment, the anneal process can be performed at a temperature of about 875 degrees Celsius. Any suitable anneal process (e.g., LSA) can be performed in accordance with the embodiments described herein.

(49) Referring to FIG. 10, layers **170a-190a** are removed from the GAA FET device **102a**, layers **140b**, **150b** and **170b-190b** are removed from the GAA FET device **102b**, and dielectric materials **200a** and **200b** are formed on the dielectric materials **132a** and **132b**, respectively. The dielectric materials **200a** and **200b** correspond to a second portion of dielectric material formed on the dielectric materials **132a** and **132b** during the second deposition process to complete the formation of the dielectric material on the ILs **130a** and **130b**. The dielectric materials **200a** and **200b** can include the same dielectric material used to form the dielectric materials **132a** and **132b** (e.g., a high-k dielectric material). Thus, in the embodiment in which the combined thickness of the dielectric material formed on the ILs **130a** and **130b** is between about 0.5 nm to about 1.5 nm and the dielectric materials **132a** and **132b** each have a thickness between about 0.5 nm to about 2 nm, the dielectric materials **200a** and **200b** can each have a thickness between about 0.5 nm to about 1 nm. More specifically, in the embodiment in which the combined thickness is about 2 nm and the dielectric materials **132a** and **132b** each have a thickness of about 1 nm, the dielectric materials **200a** and **200b** can each have a thickness of about 1 nm.

(50) Referring to FIG. 11, a work function metal **210a** is formed on the dielectric material **200a** and a work function metal **210b** is formed on the dielectric material **200b**. The work function metal can include any suitable metal and can be formed from using any suitable technique in accordance with the embodiments described herein.

(51) Having described preferred embodiments of a semiconductor device and a method of fabricating a semiconductor device (which are intended to be illustrative and not limiting), it is noted that modifications and variations can be made by persons skilled in the art in light of the above teachings. It is therefore to be understood that changes may be made in the particular embodiments disclosed which are within the scope of the invention as outlined by the appended claims. Having thus described aspects of the invention, with the details and particularity required by the patent laws, what is claimed and desired protected by Letters Patent is set forth in the appended claims.

Claims

1. A semiconductor device, comprising: a first gate-all-around field-effect transistor (GAA FET) device including a first vertical gate stack having a plurality of first channels, first interfacial layers formed around the first channels, and a number of first dielectric material layers including a high-k dielectric formed around the first interfacial layers, the first GAA FET including a first threshold

voltage; a second GAA FET device including a second vertical gate stack having a plurality of second channels, second interfacial layers formed around and in contact with the second channels, second gate dielectric material layers formed around and in contact with the second interfacial layers including a same number of dielectric material layers as the first dielectric material layers, one of which being a high-k dielectric layer, and a gate conductor on and in contact with the second gate dielectric material layers, the second GAA FET including a second threshold voltage; wherein: the first and second channels have a thickness between about 4 nm and about 8 nm; the first and second interfacial layers have a thickness between about 0.5 nm and about 1.5 nm; the first dielectric material layers have a combined thickness between about 1 nm and about 3 nm; the second vertical gate stack having diffused atoms of a metal from an anneal process; and the first threshold voltage is different than the second threshold voltage.

2. The device of claim 1, wherein the first dielectric material layers have a thickness between about 0.5 nm and about 1 nm.

3. The device of claim 1, wherein the first dielectric material layers are formed directly around the first interfacial layers.

4. The device of claim 1, wherein the first vertical gate stack further includes a work function metal formed around the first dielectric material layers.
