

US Patent & Trademark Office

Patent Public Search | Text View

United States Patent	12401489
Kind Code	B2
Date of Patent	August 26, 2025
Inventor(s)	Lim; Jungpil et al.

Clock and data recovery circuit and a display apparatus having the same

Abstract

A display device including: a timing controller outputting a reference clock signal and a data packet, wherein the data packet includes a clock signal embedded in a data signal; a clock and data recovery (CDR) circuit receiving the reference clock signal and the data packet; and a display panel displaying an image based on the data packet, wherein, when the CDR circuit receives the reference clock signal, a frequency band of the reference clock signal is detected using a first internal clock signal, a parameter associated with jitter characteristics of the clock and data recovery circuit is adjusted according to the detected frequency band, and a second internal clock signal is output by adjusting a frequency of the first internal clock signal, and when the CDR circuit receives the data packet, the data signal and a clock signal synchronized with the data signal are recovered from the data packet.

Inventors: Lim; Jungpil (Hwaseong-si, KR), Ryu; Kyungho (Hwaseong-si, KR), Lee; Kilhoon (Seoul, KR), Lim; Hyunwook (Seoul, KR)

Applicant: SAMSUNG ELECTRONICS CO., LTD. (Suwon-si, KR)

Family ID: 1000008778209

Assignee: SAMSUNG ELECTRONICS CO., LTD. (Suwon-si, KR)

Appl. No.: 18/192742

Filed: March 30, 2023

Prior Publication Data

Document Identifier	Publication Date
US 20230246801 A1	Aug. 03, 2023

Foreign Application Priority Data

KR	10-2019-0108758	Sep. 03, 2019
----	-----------------	---------------

Related U.S. Application Data

continuation parent-doc US 17476782 20210916 US 11632228 child-doc US 18192742
 continuation parent-doc US 16878728 20200520 US 11133920 20210928 child-doc US 17476782

Publication Classification

Int. Cl.: **H04L7/00** (20060101); **H03L7/089** (20060101); **H03L7/099** (20060101); **H03L7/10** (20060101); **H03L7/113** (20060101)

U.S. Cl.:

CPC **H04L7/0033** (20130101); **H03L7/0891** (20130101); **H03L7/099** (20130101); **H03L7/102** (20130101); **H03L7/113** (20130101); **H04L7/0087** (20130101);

Field of Classification Search

CPC: H04L (7/0033); H04L (7/0004); H04L (7/0008); H04L (7/0016); H04L (7/0079); H04L (7/0087); H04L (7/033); H03L (7/10); H03L (7/101); H03L (7/102); H03L (7/104); H03L (7/113); H03L (7/099); H03L (7/0995); H03L (7/085); H03L (7/087); H03L (7/089); H03L (7/0891); H03L (7/08); H03L (7/0807); H03L (2207/06)

References Cited

U.S. PATENT DOCUMENTS

Patent No.	Issued Date	Patentee Name	U.S. Cl.	CPC
5257294	12/1992	Pinto et al.	N/A	N/A
6037814	12/1999	Hirakawa	N/A	N/A
6326826	12/2000	Lee et al.	N/A	N/A
6563387	12/2002	Hirano et al.	N/A	N/A
7352249	12/2007	Balboni et al.	N/A	N/A
7746972	12/2009	Melanson et al.	N/A	N/A
8750448	12/2013	Mazkou et al.	N/A	N/A
8804892	12/2013	Kyles	N/A	N/A
8829958	12/2013	Asaduzzaman et al.	N/A	N/A
9608800	12/2016	Shi et al.	N/A	N/A
10003345	12/2017	Lee et al.	N/A	N/A
10193561	12/2018	Lesso	N/A	N/A
11133920	12/2020	Lim et al.	N/A	N/A
2005/0180536	12/2004	Payne et al.	N/A	N/A
2008/0048788	12/2007	Yu	331/16	H03L 7/099
2009/0122939	12/2008	Hoang et al.	N/A	N/A
2011/0037758	12/2010	Lim et al.	N/A	N/A
2011/0156780	12/2010	Kang et al.	N/A	N/A
2011/0188621	12/2010	Asaduzzaman et al.	N/A	N/A
2011/0254632	12/2010	Sawada	N/A	N/A

2015/0349945	12/2014	Green et al.	N/A	N/A
2016/0036485	12/2015	Nagaso et al.	N/A	N/A
2018/0183567	12/2017	Yoo et al.	N/A	N/A
2020/0373928	12/2019	Chen et al.	N/A	N/A
2021/0067310	12/2020	Lim et al.	N/A	N/A
2022/0006604	12/2021	Lim et al.	N/A	N/A

FOREIGN PATENT DOCUMENTS

Patent No.	Application Date	Country	CPC
104796141	12/2014	CN	N/A
2008-011173	12/2007	JP	N/A
2011-009849	12/2010	JP	N/A
10-2013-0116112	12/2012	KR	N/A
10-2018-0076758	12/2017	KR	N/A

Primary Examiner: Deppe; Betsy

Attorney, Agent or Firm: Morgan, Lewis & Bockius LLP

Background/Summary

CROSS-REFERENCE TO RELATED APP (1) This application is a continuation of U.S. patent application Ser. No. 17/476,782 filed on Sep. 16, 2021, now U.S. Pat. No. 11,632,228, which is a continuation of U.S. patent application Ser. No. 16/878,728 filed on May 20, 2020, now U.S. Pat. No. 11,133,920, which claims priority under 35 U.S.C. § 119 to Korean Patent Application No. 10-2019-0108758 filed on Sep. 3, 2019, and Korean Patent Application No. 10-2020-0033117 filed on Mar. 18, 2020 in the Korean Intellectual Property Office, the disclosures of which are incorporated by reference herein in their entireties.

1. TECHNICAL FIELD

(1) The present inventive concept relates to a clock and data recovery circuit and a display device including the same.

2. DESCRIPTION OF RELATED ART

(2) A display device is an output device for presentation of information in visual form, for example. The display device may include a display driving circuit (for example, a display driving integrated circuit (DDI)) for receiving a data packet from a timing controller, and generating various signals related to image representation using the data packet. The display device may implement an image on a display panel using the signals generated by the DDI.

(3) High resolution display devices require an interface capable of efficiently and stably providing a data packet between the timing controller and the DDI.

(4) In such a high resolution display device, there is provided a clock and data recovery circuit for recovering a clock signal and a data signal.

SUMMARY

(5) According to an exemplary embodiment of the present inventive concept, a display device includes a timing controller for outputting a reference clock signal and a data packet, wherein the data packet includes a clock signal embedded in a data signal; a clock and data recovery circuit for receiving the reference clock signal and the data packet; and a display panel for displaying an image based on the data packet, wherein, when the clock and data recovery circuit receives the reference clock signal from the timing controller, a frequency band of the reference clock signal is detected using a first internal clock signal, a parameter associated with jitter characteristics of the

clock and data recovery circuit is adjusted according to the detected frequency band, and a second internal clock signal is output by adjusting a frequency of the first internal clock signal, and when the clock and data recovery circuit receives the data packet from the timing controller, the data signal and a clock signal synchronized with the data signal are recovered from the data packet.

(6) According to an exemplary embodiment of the present inventive concept, a clock and data recovery circuit includes an automatic frequency controller for receiving a reference clock signal and a first feedback clock signal, counting the number of rising edges of the first feedback clock signal while a period of the reference clock signal is repeated N times, detecting a frequency band of the first feedback clock signal based on the number of rising edges counted, receiving a second feedback clock signal generated by adjusting a frequency of the first feedback clock signal according to the frequency band, and outputting a control code corresponding to a difference between a frequency of the reference clock signal and a frequency of the second feedback clock signal; and a voltage-controlled oscillator for receiving the control code and the frequency band from the automatic frequency controller, outputting the second feedback clock signal by performing coarse tuning using the frequency band, and outputting a third feedback clock signal by performing fine tuning using the control code and a control voltage.

(7) According to an exemplary embodiment of the present inventive concept, a clock and data recovery circuit includes an automatic frequency controller for detecting a frequency band of a reference clock signal using a first internal clock signal, when the clock and data recovery circuit receives the reference clock signal; a voltage-controlled oscillator for outputting a second internal clock signal according to the frequency band, and outputting a third internal clock signal based on a control voltage; a charge pump for determining a current to be output in response to a phase control signal corresponding to a phase difference between the reference clock signal and the second internal clock signal; and a loop filter for outputting the control voltage to the voltage-controlled oscillator based on the current output by the charge pump, wherein a parameter for determining jitter characteristics of the clock and data recovery circuit is adjusted according to the detected frequency band.

(8) According to an exemplary embodiment of the present inventive concept, a clock and data recovery circuit includes: a frequency detector configured to detect a frequency band of a reference clock signal received from a timing controller by using a first internal clock signal; and a charge pump, a loop filter and a voltage controlled oscillator, wherein the clock and data recovery circuit is configured to adjust a parameter of each of the charge pump, the loop filter and the voltage controlled oscillator according to the detected frequency band, and wherein the voltage controlled oscillator is configured to generate a second internal clock signal according to the detected frequency band.

Description

BRIEF DESCRIPTION OF THE DRAWINGS

(1) The above and other features of the present inventive concept will be more clearly understood by describing in detail exemplary embodiments thereof in conjunction with the accompanying drawings, in which:

(2) FIG. 1 is a block diagram illustrating a display system according to an exemplary embodiment of the present inventive concept;

(3) FIG. 2 is a block diagram illustrating a display device according to an exemplary embodiment of the present inventive concept;

(4) FIG. 3 is a block diagram illustrating a clock and data recovery (CDR) circuit according to an exemplary embodiment of the present inventive concept;

(5) FIGS. 4A and 4B are timing diagrams illustrating an operation of a phase detector according to

an exemplary embodiment of the present inventive concept;

(6) FIG. 5 is a view illustrating a method of tuning frequency in a voltage-controlled oscillator according to an exemplary embodiment of the present inventive concept;

(7) FIG. 6 is a view illustrating an operation of a phase detector and a deserializer according to an exemplary embodiment of the present inventive concept;

(8) FIG. 7 is a block diagram illustrating an automatic frequency controller according to an exemplary embodiment of the present inventive concept;

(9) FIG. 8 is a graph illustrating an operation of a counter according to an exemplary embodiment of the present inventive concept;

(10) FIG. 9 is a graph illustrating an operation of a frequency detector according to an exemplary embodiment of the present inventive concept;

(11) FIG. 10 is a view illustrating a method of tuning a frequency in a voltage-controlled oscillator according to an exemplary embodiment of the present inventive concept;

(12) FIG. 11 is a view illustrating a method of adjusting a parameter of a loop filter according to an exemplary embodiment of the present inventive concept;

(13) FIG. 12 is a view illustrating a method of adjusting a parameter of a loop filter according to an exemplary embodiment of the present inventive concept;

(14) FIG. 13 is a view illustrating a method of adjusting a parameter of a voltage-controlled oscillator according to an exemplary embodiment of the present inventive concept; and

(15) FIG. 14 is a view illustrating a method of adjusting a parameter of a charge pump according to an exemplary embodiment of the present inventive concept.

DETAILED DESCRIPTION OF THE EMBODIMENTS

(16) Hereinafter, exemplary embodiments of the present inventive concept will be described in detail with reference to the attached drawings.

(17) FIG. 1 is a block diagram illustrating a display system according to an exemplary embodiment of the present inventive concept.

(18) Referring to FIG. 1, a display system 1 may be implemented as a television (TV), a tablet personal computer (PC), a smartphone, or the like. The display system 1 may include an external device 2, an application processor (AP) 3, a timing controller 4, and a display device 5.

(19) The external device 2 may include a set-top box, a computer (e.g., a PC), a laptop, or the like. The external device 2 is connected to the AP 3, and may receive information such as a video signal from a central server and transmit the information to the AP 3.

(20) The timing controller 4 may receive a video signal and a control signal from the AP 3. The timing controller 4 may generate a data packet using the video signal and the control signal. In the data packet, a clock signal may be embedded in a data signal. The timing controller 4 may provide the data packet to the display device 5.

(21) The display device 5 may be an organic light emitting diode display (OLED) or a liquid crystal display (LCD), but is not limited thereto.

(22) The display device 5 may receive a data packet from the timing controller 4. The display device 5 may generate various signals related to image representation using the data packet. The display device 5 may implement an image on a display panel.

(23) In FIG. 1, the timing controller 4 and the display device 5 are separately illustrated, but the timing controller 4 may be included in the display device 5.

(24) According to an exemplary embodiment of the present inventive concept, the data packet, output by the timing controller 4, may have a wide range of frequencies. The display device 5 may include a clock and data recovery circuit for receiving the data packet. The clock and data recovery circuit may recover a data signal and a clock signal from the data packet. When the data packet has a wide range of frequencies, jitter characteristics of a clock signal recovered by the clock and data recovery circuit may not be maintained. In an exemplary embodiment of the present inventive concept, a frequency detector for detecting a frequency band of input data may be added to a clock

and data recovery circuit. Thus, in a clock and data recovery circuit according to an exemplary embodiment of the present inventive concept, jitter characteristics may be uniformly maintained in a wide input frequency band without having to use an external signal.

(25) FIG. 2 is a block diagram illustrating a display device according to an exemplary embodiment of the present inventive concept.

(26) Referring to FIG. 2, a display device **10** may include a timing controller **20**, a data driver **30**, and a display panel **40**. The data driver **30** may include a plurality of display driving integrated circuits (DDIs) DDI **1**, DDI **2**, DDI **3** and DDI **4**. The data driver **30** may be directly attached to a glass substrate used in the display panel **40**, or may be attached by adding a flexible film to the display panel **40**.

(27) In exemplary embodiments of the present inventive concept, the timing controller **20** may be included in each of the plurality of DDIs DDI **1** to DDI **4**.

(28) The timing controller **20** may provide a reference clock signal to the data driver **30** in an initial training mode. The data driver **30** may lock a phase locked loop (PLL) circuit, when phases of an internal clock signal and the reference clock signal are synchronized.

(29) When the timing controller **20** receives a signal indicating that the PLL circuit is locked from the data driver **30**, the timing controller **20** may provide a data packet to the data driver **30**. In the data packet, a clock signal may be embedded in a data signal.

(30) The display panel **40** may be divided into a plurality of regions R1, R2, R3 and R4. For convenience of description, the display panel **40** is illustrated as being divided into four regions R1 to R4, but the present inventive concept is not limited thereto. For example, the display panel **40** may be divided into less than four regions or more than four regions. Each of the plurality of DDIs DDI **1** to DDI **4** may control a corresponding region among four regions R1 to R4 of the display panel **40**. Each of the plurality of DDIs DDI **1** to DDI **4** may display an image on a corresponding region of region R1 to R4 of the display panel **40** based on the data packet.

(31) The plurality of DDIs DDI **1** to DDI **4** may include receiving circuits RX1, RX2, RX3 and RX4, respectively. Each of the receiving circuits RX1 to RX4 may include a clock and data recovery (CDR) circuit. When receiving a reference clock signal from the timing controller **20**, the CDR circuit may synchronize phases of an internal clock signal and the reference clock signal, and may lock a PLL circuit.

(32) When the timing controller **20** receives a signal indicating that the PLL circuit is locked from the CDR circuit, the timing controller **20** may provide a data packet to the CDR circuit. When receiving the data packet from the timing controller **20**, the CDR circuit may recover a data signal and a clock signal synchronized with the data signal from the received data packet. The CDR circuit may transmit the recovered data signal and the recovered clock signal to a logic circuit included in its DDI.

(33) In a general display device, a CDR circuit may be optimized for a high speed operation region. An amount of data transmitted by a timing controller to the CDR circuit may vary depending on the display resolution and frame rate of the display device. For example, as the resolution increases, an amount of data increases. Thus, the CDR circuit may be used in the high speed operation region. The CDR circuit, which is optimized for the high speed operation region, may cause significant jitter in a low speed operation region. Thus, the CDR circuit may generate an error when data is recovered.

(34) The CDR circuit according to an exemplary embodiment of the present inventive concept may detect a frequency band of the data from the input data, and may change a parameter of the CDR circuit using the detected frequency band in accordance with the frequency band. Since the parameter of the CDR circuit is adjusted according to the input frequency band in the CDR circuit, the CDR circuit may significantly reduce jitter of a clock signal to be recovered even when received data has a wide frequency band. Thus, the CDR circuit may have a wide operating frequency band.

(35) FIG. 3 is a block diagram illustrating a CDR circuit according to an exemplary embodiment of the present inventive concept, FIGS. 4A and 4B are timing diagrams illustrating an operation of a phase detector according to an exemplary embodiment of the present inventive concept, FIG. 5 is a view illustrating a method of tuning a frequency in a voltage-controlled oscillator according to an exemplary embodiment of the present inventive concept, and FIG. 6 is a view illustrating an operation of a phase detector and a deserializer according to an exemplary embodiment of the present inventive concept.

(36) Referring to FIG. 3, a CDR circuit **100** may include an automatic frequency controller (AFC) **110**, a phase detector (PD) **120**, a charge pump (CP) **130**, a loop filter (LF) **140**, a voltage-controlled oscillator (VCO) **150**, and a deserializer (DES) **160**. The PLL circuit may include the PD **120**, the CP **130**, the LF **140**, and the VCO **150**. In other words, the CDR circuit **100** may include the PLL circuit.

(37) The CDR circuit **100** may receive a reference clock signal CK_REF from the timing controller TC, in an initial training mode. The CDR circuit **100** may synchronize phases of the reference clock signal CK_REF and internal clock signals CK_VCO1, CK_VCO2 and CK_VCO3. When the phases of the clock signal CK_REF and the internal clock signals CK_VCO1 to CK_VCO3 are synchronized, the PLL circuit may be locked.

(38) When the PLL circuit is locked, the CDR circuit **100** may receive a data packet from the timing controller TC. In the data packet, a clock signal may be embedded in a data signal. The CDR circuit **100** may recover a data signal and a clock signal synchronized with the data signal from the data packet in a normal operation mode.

(39) Herein, it will be mainly described that, when receiving the reference clock signal CK_REF from the timing controller TC in the initial training mode, the CDR circuit **100** detects a frequency band of the reference clock signal CK_REF, and changes a parameter of the CDR circuit **100** in accordance with the detected frequency band. In other words, a parameter of the CDR circuit **100** may change when the frequency band of the reference clock signal CK_REF changes. The CDR circuit **100** may generate an internal clock signal following the reference clock signal CK_REF based on the changed parameter.

(40) The AFC **110** may receive a reference clock signal CK_REF, output by the timing controller TC, and a first internal clock signal CK_VCO1 output by the VCO **150**. The AFC **110** may determine a frequency band FB of the reference clock signal CK_REF using the first internal clock signal CK_VCO1. The AFC **110** may output the frequency band FB of the reference clock signal CK_REF to the CP **130**, the LF **140**, and the VCO **150**.

(41) Thus, the CDR circuit **100** may control a parameter of each of the CP **130**, the LF **140**, and the VCO **150** using the frequency band FB of the reference clock signal CK_REF. For example, the parameter may include an amount I.sub.CP of a current output by the CP **130**, resistance of a resistor R.sub.LF of the LF **140**, capacitance of a capacitor C.sub.LF of the LF **140**, and a gain K.sub.VCO of the VCO **150**. In other words, the CDR circuit **100** may perform coarse tuning using the frequency band FB of the reference clock signal CK_REF. The VCO **150** may output a second internal clock signal CK_VCO2 in response to a frequency band FB of the reference clock signal CK_REF. A method of determining a second internal clock signal CK_VCO2 in response to a frequency band FB by the VCO **150** will be described with reference to FIG. 9 in detail.

(42) The PD **120** may receive the reference clock signal CK_REF output by the timing controller TC and the second internal clock signal CK_VCO2 output by the VCO **150**. The PD **120** may output phase control signals UP and DOWN corresponding to a phase difference between the reference clock signal CK_REF and the second internal clock signal CK_VCO2.

(43) As illustrated in FIG. 4A, when a phase of the second internal clock signal CK_VCO2 is slower than a phase of the reference clock signal CK_REF, the PD **120** may generate a pulse signal UP to advance a phase of the reference clock signal CK_REF. The pulse signal UP may be disposed between rising edges of the reference clock signal CK_REF and the second internal clock signal

CK_VCO2.

(44) As illustrated in FIG. 4B, when a phase of the second internal clock signal CK_VCO2 is faster than a phase of the reference clock signal CK_REF, the PD 120 may generate a pulse signal DOWN to delay a phase of the reference clock signal CK_REF. The pulse signal DOWN may be disposed between rising edges of the second internal clock signal CK_VCO2 and the reference clock signal CK_REF.

(45) Referring back to FIG. 3, the CP 130 may charge a predetermined current (or a charge) to the capacitor C.sub.LF of the LF 140 in response to a first phase control signal UP. The CP 130 may discharge a current (or a charge) stored in the capacitor C.sub.LF of the LF 140 in response to a second phase control signal DOWN. The LF 140 may vary a control voltage V.sub.C output to the VCO 150 according to an amount of a current output by the CP 130.

(46) The AFC 110 may receive a reference clock signal CK_REF, output by the timing controller TC, and a second internal clock signal CK_VCO2, output by the VCO 150. The AFC 110 may output a control code CODE corresponding to a difference between a frequency of the reference clock signal CK_REF and a frequency of the second internal clock signal CK_VCO2. The control code CODE may consist of n bits.

(47) The VCO 150 may receive the control code CODE from the AFC 110, and may receive the control voltage V.sub.C from the LF 140. The VCO 150 may output a third internal clock signal CK_VCO3 following the reference clock signal CK_REF in response to the control code CODE and the control voltage V.sub.C. In other words, the VCO 150 may output the third internal clock signal CK_VCO3 by performing fine tuning using the control code CODE and the control voltage V.sub.C.

(48) Referring to FIGS. 3 and 5, the VCO 150 may receive the control code CODE from the AFC 110, and may receive the control voltage V.sub.C from the LF 140. For example, the control code CODE may be a second control code CODE2, and the control voltage V.sub.C may be a first control voltage V1. The VCO 150 may output a third internal clock signal CK_VCO3 having first frequency f1 in response to the second control code CODE2 and the first control voltage V1.

(49) According to an exemplary embodiment of the present inventive concept, the control voltage V.sub.C may be changed according to phase control signals UP and DOWN of the PD 120. For example, when a phase of the second internal clock signal CK_VCO2 is slower than a phase of the reference clock signal CK_REF, the PD 120 outputs the first phase control signal UP, and thus, the control voltage V.sub.C may be changed to the second control voltage V2. The VCO 150 may output a third internal clock signal CK_VCO3 having second frequency f2 in response to the second control code CODE2 and the second control voltage V2.

(50) On the other hand, when a phase of the second internal clock signal CK_VCO2 is faster than a phase of the reference clock signal CK_REF, the PD 120 outputs the second phase control signal DOWN, and thus, the control voltage V.sub.C may be changed to the third control voltage V3. The VCO 150 may output a third internal clock signal CK_VCO3 having third frequency f3 in response to the second control code CODE2 and the third control voltage V3.

(51) Referring back to FIG. 3, when a frequency of the reference clock signal CK_REF and a frequency of the third internal clock signal CK_VCO3 are the same, the frequency of the third internal clock signal CK_VCO3 may be locked to the frequency of the reference clock signal CK_REF.

(52) When the CDR circuit 100 notifies the timing controller TC that the frequency of the third internal clock signal CK_VCO3 is locked to the frequency of the reference clock signal CK_REF, the timing controller TC may transmit a data packet to the CDR circuit 100.

(53) The PD 120 may receive the data packet from the timing controller TC. The PD 120 may receive the third internal clock signal CK_VCO3 from the VCO 150. The PD 120 may sample a data signal from the data packet using the third internal clock signal CK_VCO3. The PD 120 may output a sampled data signal SDATA and the third internal clock signal CK_VCO3 to the DES 160.

(54) The DES **160** may recover a data signal and a clock signal using the sampled data signal SDATA and the third internal clock signal CK_VCO3. The DES **160** may output the recovered data signal and the recovered clock signal to a logic of the DDI. The recovered data signal may be denoted as RDATA and the recovered dock signal may be denoted as RCK.

(55) Referring to FIGS. **3** and **6** together, the voltage-controlled oscillator VCO may be a 5-stage ring oscillator using inverter coupling. The clock signal output by each stage may have the same phase difference. The PD **120** may sample a data signal from a data packet in response to a clock signal output by each stage.

(56) The DES **160** may receive the sampled data signal SDATA and the third internal clock signal CK_VCO3 from the PD **120**. The DES **160** may parallelize the sampled data signal SDATA. The DES **160** may generate a recovered clock signal RCK synchronized with the parallelized data signal and a recovered data signal RDATA. The DES **160** may output the recovered data signal RDATA, e.g., RDATA <17:0>, and the recovered clock signal RCK to a logic of the DDI.

(57) According to an exemplary embodiment of the present inventive concept, the AFC **110** may determine a frequency band FB of the reference clock signal CK_REF using the first internal clock signal CK_VCO1. The AFC **110** may output the frequency band FB of the reference clock signal CK_REF to the CP **130**, the LF **140**, and the VCO **150**. Thus, the CDR circuit **100** may control a parameter of each of the CP **130**, the IT **140**, and the VCO **150** using the frequency band FB of the reference clock signal CK_REF. Since a parameter of the CDR circuit **100** is adjusted according to a frequency band FB of the reference clock signal CK_REF, even when data the CDR circuit **100** has a wide frequency band, jitter of a clock signal to be recovered may be significantly reduced. In other words, the recovered clock signal may be stable. Thus, the CDR circuit **100** may have a wide operating frequency band.

(58) FIG. **7** is a block diagram illustrating an automatic frequency controller according to an exemplary embodiment of the present inventive concept, FIG. **8** is a graph illustrating an operation of a counter according to an exemplary embodiment of the present inventive concept, FIG. **9** is a graph illustrating an operation of a frequency detector according to an exemplary embodiment of the present inventive concept, and FIG. **10** is a view illustrating a method of tuning a frequency in a voltage-controlled oscillator according to an exemplary embodiment of the present inventive concept.

(59) Referring to FIG. **7**, an automatic frequency controller **200** may include a controller **210**, a counter **220**, a successive approximation unit **230**, and a frequency detector **240**.

(60) Referring to FIGS. **7** and **8**, the controller **210** may receive a reference clock signal CK_REF from a timing controller TC. The controller **210** may determine a time T for which a period of the reference clock signal CK_REF is repeated N times. The controller **210** may output a pulse CNT_EN having a pulse width T based on the time T for which a period of the reference clock signal CK_REF is repeated N times. For example, when a period of the reference clock signal CK_REF is 1 s and N=100 is satisfied, the controller **210** may determine a time (T=100 s) for which a period of the reference clock signal CK_REF is repeated 100 times. The controller **210** may output a pulse CNT_EN having a pulse width T of 100 s.

(61) The counter **220** may receive a counter reset signal CNT_Rb from the controller **210**. The counter **220** may be reset in response to the counter reset signal CNT_Rb. The counter **220** may receive the first internal clock signal CK_VCO1 from the voltage-controlled oscillator VCO. The counter **220** may count the number of rising edges of the first internal clock signal CK_VCO1, input for the T times, and may output a count value CNT. In other words, the counter **220** may count the rising edges of the first internal clock signal CK_VCO1 for the time T(N). For example, when a period of the first internal clock signal CK_VCO1 is 2 s, the counter **220** may output a count value (M=50) of rising edges of the first internal clock signal CK_VCO1, input for 100 s.

(62) Referring to FIGS. **7** and **9**, the frequency detector **240** may receive a frequency detection clock signal CK_FD from the controller **210**. The frequency detector **240** may receive a count

value CNT from the counter **220** in response to the frequency detection clock signal CK_FD. The frequency detector **240** may detect a frequency band FB of the reference clock signal CK_REF based on a count value M.

(63) For example, when the count value M is less than half $N/2$ the number of times a period of the reference clock signal CK_REF is repeated, the frequency detector **240** may determine that a frequency band FB is a first frequency band FB0 of 1.35 GHz or more.

(64) When the count value M is greater than half $N/2$ the number of times a period of the reference clock signal CK_REF is repeated, and is less than the number of times N a period of the reference clock signal CK_REF is repeated, the frequency detector **240** may determine that the frequency band FB is a second frequency band FB1 in a range of 0.90 GHz to 1.80 GHz.

(65) When the count value M is greater than the number of times N a period of the reference clock signal CK_REF is repeated, and is less than two times $2N$ the number of times a period of the reference clock signal CK_REF is repeated, the frequency detector **240** may determine that the frequency band FB is a third frequency band FB2 in a range of 0.45 GHz to 1.35 GHz.

(66) When the count value M is greater than two times $2N$ the number of times a period of the reference clock signal CK_REF is repeated, the frequency detector **240** may determine that the frequency band FB is a fourth frequency band FB3 in a range of 0.1 GHz to 0.90 GHz.

(67) When the count value M is greater than the number of times N a period of the reference clock signal CK_REF is repeated, it may be determined that a frequency band is a low frequency band. When the count value M is less than the number of times N a period of the reference clock signal CK_REF is repeated, it may be determined that a frequency band is a high frequency band.

(68) The VCO **150** may receive a frequency band FB of the reference clock signal CK_REF from the frequency detector **240**. For example, as illustrated in FIG. **10**, when the frequency band FB is the second frequency band FB1, the VCO **150** may output a second internal clock signal CK_VCO2 having frequency of 1.35 GHz, which is a median in a range of 0.90 GHz to 1.80 GHz.

(69) Referring back to FIG. **7**, the counter **220** may receive the second internal clock signal CK_VCO2 generated in response to the frequency band FB of the reference clock signal CK_REF from the VCO **150**. The counter **220** may compare a frequency of the reference clock signal CK_REF output by the timing controller TC with a frequency of the second internal clock signal CK_VCO2. For example, the counter **220** may output a logic "1" (MSB=1), when the frequency of the second internal clock signal CK_VCO2 is less than the frequency of the reference clock signal CK_REF. On the other hand, the counter **220** may output a logic "0" (MSB=0), when the frequency of the second internal clock signal CK_VCO2 is greater than the frequency of the reference clock signal CK_REF.

(70) The successive approximation unit **230** may receive an enable signal AFC_START and an output timing signal AFC_BAND from the controller **210**. The successive approximation unit **230** may be enabled in response to the enable signal AFC_START. The enabled successive approximation unit **230** may receive a most significant bit MSB from the counter **220**.

(71) The successive approximation unit **230** may generate a control code CODE corresponding to a difference between a frequency of the reference clock signal CK_REF and a frequency of the second internal clock signal CK_VCO2 based on the most significant bit MSB. For example, when the most significant bit MSB is a logic "1", the frequency of the second internal clock signal CK_VCO2 may be increased. On the other hand, when the most significant bit MSB is a logic "0", the frequency of the second internal clock signal CK_VCO2 may be reduced. The successive approximation unit **230** may increase or reduce the frequency of the second internal clock signal CK_VCO2 until the frequency of the second internal clock signal CK_VCO2 is equal to the frequency of the reference clock signal CK_REF. The successive approximation unit **230** may output a control code CODE corresponding to a difference between a frequency of the reference clock signal CK_REF and a frequency of the second internal clock signal CK_VCO2 through an operation of increasing or reducing the frequency of the second internal clock signal CK_VCO2.

(72) The successive approximation unit **230** may output the control code CODE in response to an output timing signal AFC_BAND. The successive approximation unit **230** may output an end signal AFC_END together with the control code CODE. The successive approximation unit **230** may output the end signal AFC_END to the controller **210**. The end signal AFC_END may be a signal indicating that a frequency of the second internal clock signal CK_VCO2 is synchronized with a frequency of the reference clock signal CK_REF.

(73) The VCO **150** may receive the control code CODE from the successive approximation unit **230**. For example, as illustrated in FIG. **10**, when the frequency band FB is the second frequency band FB1, and the control code CODE is the second control code CODE2, the VCO **150** may perform fine tuning using the second control code CODE2 and a control voltage and output the third internal clock signal CK_VCO3. The first internal clock signal CK_VCO1, the second internal clock signal CK_VCO2, and the third internal clock signal CK_VCO3 may be referred to as a first feedback clock signal, a second feedback clock signal, and a third feedback clock signal, respectively.

(74) According to an exemplary embodiment of the inventive concept, the CDR circuit may determine a frequency band FB of a reference clock signal CK_REF. For each frequency band FB of the reference clock signal CK_REF, a parameter of a CDR circuit may be adjusted to ensure proper jitter and stability. Thus, the CDR circuit can be optimized for a high speed operation region and can maintain jitter characteristics even in a low speed operation region.

(75) FIG. **11** is a view illustrating a method of adjusting a parameter of a loop filter according to an exemplary embodiment of the present inventive concept.

(76) Referring to FIG. **11**, a loop filter LF may perform coarse tuning to a frequency band FB of a reference clock signal. The coarse tuned loop filter LF may output a control voltage V.sub.C using a voltage-controlled oscillator VCO. The voltage-controlled oscillator VCO may receive the control voltage V.sub.C from the loop filter LF, and may receive a control code CODE from the automatic frequency controller AFC. The voltage-controlled oscillator VCO performs fine tuning using the control code CODE and the control voltage V.sub.C to output an internal clock signal following a reference clock signal. For example, the internal clock signal may be output to components of a CDC circuit including a PLL.

(77) Hereinafter, a method of adjusting a parameter of a loop filter LF will be described.

(78) The loop filter LF may include a resistor R.sub.LF and first to third capacitors C.sub.LF1, C.sub.LF2 and C.sub.LF3. The first to third capacitors C.sub.LF1 to C.sub.LF3 may be connected in parallel to each other. The first to third capacitors C.sub.LF1 to C.sub.LF3, connected in parallel, may be connected in series to the resistor R.sub.LF at a first node ND1. A first switch SW1 may be connected between the second capacitor C.sub.LF2 and the first node ND1, and a second switch SW2 may be connected between the third capacitor C.sub.LF3 and the first node ND1. The capacitance of the third capacitor C.sub.LF3 may be greater than the capacitance of the second capacitor C.sub.LF2.

(79) From the first frequency band FB0 to the fourth frequency band FB3, a frequency band FB of the reference clock signal may be smaller. As the frequency band of the reference clock signal is decreased, the capacitance of the loop filter LF may be increased. As the capacitance of the loop filter LF is increased, stability of the CDR circuit may be increased.

(80) For example, when the frequency band FB is the first frequency band (FB0=00), the first switch SW1 may be turned-off in response to a frequency band (FB[0]=0), and the second switch SW2 may be turned-off in response to a frequency band (FB[1]=0). Thus, the capacitance of the loop filter LF may be a value corresponding to the capacitance of the first capacitor C.sub.LF1.

(81) For example, when the frequency band FB is the second frequency band (FB1=01), the first switch SW1 may be turned-on in response to a frequency band (FB[0]=1), and the second switch SW2 may be turned-off in response to a frequency band (FB[1]=0). Thus, the capacitance of the loop filter LF may have a value corresponding to the sum of the capacitance of the first capacitor

C.sub.LF1 and the capacitance of the second capacitor C.sub.LF2.

(82) For example, when the frequency band FB is the third frequency band (FB2=10), the first switch SW1 may be turned-off in response to a frequency band (FB[0]=0), and the second switch SW2 may be turned-on in response to a frequency band (FB[1]=1). Thus, the capacitance of the loop filter LF may have a value corresponding to the sum of the capacitance of the first capacitor C.sub.LF1 and the capacitance of the third capacitor C.sub.LF3.

(83) For example, when the frequency band FB is the fourth frequency band (FB3=11), the first switch SW1 may be turned-on in response to a frequency band (FB[0]=1), and the second switch SW2 may be turned-on in response to a frequency band (FB[1]=1). Thus, the capacitance of the loop filter LF may have a value corresponding to the sum of the capacitance of the first capacitor C.sub.LF1, the capacitance of the second capacitor C.sub.LF2, and the capacitance of the third capacitor C.sub.LF3. In other words, when the frequency band FB is the fourth frequency band, the capacitance of the loop filter LF may be greatest.

(84) FIG. 12 is a view illustrating a method of adjusting a parameter of a loop filter according to an exemplary embodiment of the present inventive concept. FIG. 12 is a view in which a resistor R.sub.LF is illustrated in detail in the loop filter LF of FIG. 11.

(85) Referring to FIG. 12, the loop filter LF may include first to third resistors R.sub.LF1, R.sub.LF2 and R.sub.LF3. The first to third resistors R.sub.LF1 to R.sub.LF3 may be connected in parallel to each other between a second node ND2 and a third node ND3. The first switch SW1 may be connected between the second resistor R.sub.LF2 and the second node ND2, while the second switch SW2 may be connected between the third resistor R.sub.LF3 and the second node ND2. In other words, the second resistor R.sub.LF2 may have a larger resistance value than the third resistor R.sub.LF3.

(86) From the first frequency band FB0 to the fourth frequency band FB3, a frequency band FB of the reference clock signal may be smaller. As the frequency band FB of the reference clock signal is decreased, the resistance of the loop filter LF may be increased.

(87) For example, when the frequency band FB is the first frequency band (FB0=00), the first switch SW1 may be turned-on in response to a frequency band (FB[0]=0), and the second switch SW2 may be turned-on in response to a frequency band (FB[1]=0). Thus, the resistance of the loop filter LF may be a value corresponding to the sum of the resistance of the first resistor R.sub.LF1, the second resistor R.sub.LF2, and the third resistor R.sub.LF3.

(88) For example, when the frequency band FB is the second frequency band (FB1=01), the first switch SW1 may be turned-off in response to a frequency band (FB[0]=1), and the second switch SW2 may be turned-on in response to a frequency band (FB[1]=0). Thus, the resistance of the loop filter LF may be a value corresponding to the sum of the resistance of the first resistor R.sub.LF1 and the resistance of the third resistor R.sub.LF3.

(89) For example, when the frequency band FB is the third frequency band (FB2=10), the first switch SW1 may be turned-on in response to a frequency band (FB[0]=0), and the second switch SW2 may be turned-off in response to a frequency band (FB[1]=1). Thus, the resistance of the loop filter LF may be a value corresponding to the sum of the resistance of the first resistor R.sub.LF1 and the resistance of the second resistor R.sub.LF2.

(90) For example, when the frequency band FB is the fourth frequency band (FB3=1.1), the first switch SW1 may be turned-off in response to a frequency band (FB[0]=1), and the second switch SW2 may be turned-off in response to a frequency band (FB[1]=1). Thus, the resistance of the loop filter LF may be a value corresponding to the resistance of the first resistor R.sub.LF1. Thus, for example, when the frequency band FB is the first frequency band, the resistance of the loop filter LF may be greatest.

(91) FIG. 13 is a view illustrating a method of adjusting a parameter of a voltage-controlled oscillator according to an exemplary embodiment of the present inventive concept. In FIG. 13, a voltage-controlled oscillator VCO, which is a 3-stage ring oscillator using inverter coupling, is

illustrated. Referring to an enlarged view in which a single inverter is illustrated, the voltage-controlled oscillator VCO may include a first loading capacitor C.sub.L1 and a second loading capacitor C.sub.L2. When the first loading capacitor C.sub.L1 and the second loading capacitor C.sub.L2 are connected to the output of the voltage-controlled oscillator VCO, a loading capacitance of the voltage-controlled oscillator VCO may increase. A first end of the first loading capacitor C.sub.L1 and a second end of the second loading capacitor C.sub.L2 may be connected to a first output terminal OUTN of the inverter, while a second end of the first loading capacitor C.sub.L1 and a second end of the second loading capacitor C.sub.L2 may be connected to a second output terminal OUTP of the inverter.

(92) A first switch SW1 may be connected between the first end of the first loading capacitor C.sub.L1 and the first output terminal OUTN, while a second switch SW2 may be connected between the second end of the first loading capacitor C.sub.L1 and the second output terminal OUTP. A third switch SW3 may be connected between the first end of the second loading capacitor C.sub.L2 and the first output terminal OUTN, while a fourth switch SW4 may be connected between the second end of the second loading capacitor C.sub.L2 and the second output terminal OUTP.

(93) From the first frequency band FB0 to the fourth frequency band FB3, a frequency band PB of the reference clock signal may be smaller. As the frequency band FB of the reference clock signal is decreased, the loading capacitance of the voltage-controlled oscillator VCO may be increased. The capacitance of the first loading capacitor CL1 may be a first loading capacitance, and the capacitance of the second loading capacitor CL2 may be a second loading capacitance. The second loading capacitance may be greater than the first loading capacitance.

(94) For example, when the frequency band FB is the first frequency band (FB0=00), the first switch SW1, the second switch SW2 may be turned-off in response to a frequency band (FB[0]=0), and the third switch SW3, the fourth switch SW4 may be turned-off in response to a frequency band (FB[1]=0). Thus, the increase of loading capacitance may be 0.

(95) For example, when the frequency band FB is the second frequency band (FB0=01), the first switch SW1, the second switch SW2 may be turned-on in response to a frequency band (FB[0]=1), and the third switch SW3, the fourth switch SW4 may be turned-off in response to a frequency band (FB[1]=0). Thus, the increase of loading capacitance may be a value corresponding to the first loading capacitance.

(96) For example, when the frequency band FB is the third frequency band (FB2=10), the first switch SW1, the second switch SW2 may be turned-off in response to a frequency band (FB[0]=0), and the third switch SW3, the fourth switch SW4 may be turned-on in response to a frequency band (FB[1]=1). Thus, the increase of loading capacitance may be a value corresponding to the second loading capacitance.

(97) For example, when the frequency band FB is the fourth frequency band (FB3=11), the first switch SW1, the second switch SW2 may be turned-on in response to a frequency band (FB[0]=1), and the third switch SW3, the fourth switch SW4 may be turned-on in response to a frequency band (FB[1]=1). Thus, the increase of loading capacitance may be a value corresponding to the sum of the first loading capacitance and the second loading capacitance. Thus, for example, when the frequency band FB is the fourth frequency band, the loading capacitance may be greatest.

(98) FIG. 14 is a view illustrating a method of adjusting a parameter of a charge pump according to an exemplary embodiment of the present inventive concept. Referring to FIG. 14, a charge pump CP may include first to third current sources I.sub.CP1, I.sub.CP2 and I.sub.CP3. The first to third current sources I.sub.CP1 to I.sub.CP3 may be connected in parallel to each other between a fourth node ND4 and a fifth node ND5. A current of each of the first to third current sources I.sub.CP1 to I.sub.CP3 may flow in a direction from the fourth node ND4 to the fifth node ND5. A first switch SW1 may be connected between the second current source I.sub.CP2 and the fifth node ND5, while a second switch SW2 may be connected between the third current source I.sub.CP3 and the

fifth node ND5. A current, flowing in the third current source I.sub.CP3, may be higher than a current, flowing in the second current source I.sub.CP2.

(99) From the first frequency band FB0 to the fourth frequency band FB3, a frequency band FB of the reference clock signal may be smaller. As the frequency band FB of the reference clock signal is decreased, a current amount, flowing from the charge pump CP, may be reduced.

(100) For example, when the frequency band FB is the first frequency band (FB0=00), the first switch SW1 may be turned-on in response to a frequency band (FB[0]=0), and the second switch SW2 may be turned-on in response to a frequency band (FB[1]=0). Thus, a current amount, flowing from the charge pump CP, may correspond to the sum of a current amount flowing from the first current source I.sub.CP1, a current amount flowing from the second current source I.sub.CP2, and a current amount flowing from the third current source I.sub.CP3.

(101) For example, when the frequency band FB is the second frequency band (FB1=01), the first switch SW1 may be turned-off in response to a frequency band (FB[0]=1), and the second switch SW2 may be turned-on in response to a frequency band (FB[1]=0). Thus, the current amount, flowing from the charge pump CP, may be a value corresponding to the sum of a current amount, flowing from the first current source I.sub.CP1, and a current amount, flowing from the third current source I.sub.CP3.

(102) For example, when the frequency band FB is the third frequency band (FB2=10), the first switch SW1 may be turned-on in response to a frequency band (FB[0]=0), and the second switch SW2 may be turned-off in response to a frequency band (FB[1]=1). Thus, the current amount, flowing from the charge pump CP, may be a value corresponding to the sum of a current amount, flowing from the first current source I.sub.CP1, and a current amount, flowing from the second current source I.sub.CP2.

(103) For example, when the frequency band FB is the fourth frequency band (FB3=11), the first switch SW1 may be turned-off in response to a frequency band (FB[0]=1), and the second switch SW2 may be turned-off in response to a frequency band (FB[1]=1). Thus, a current amount, flowing from the charge pump CP, may be a value corresponding to a current amount flowing from the first current source I.sub.CP1. Thus, for example, when the frequency band FB is the first frequency band, the current amount flowing from the charge pump CP may be greatest.

(104) As set forth above, according to exemplary embodiments of the present inventive concept, a clock and data recovery circuit may determine a frequency band of a reference clock signal received from a timing controller, and adjust a parameter of a clock and data recovery circuit to have proper jitter and stability for each determined frequency band. Thus, a clock and data recovery circuit, optimized for a high speed operation region, can maintain jitter characteristics even in a low speed operation region, so that a clock and data recovery circuit having a wide operating frequency band can be provided.

(105) While the present inventive concept has been shown and described with reference to exemplary embodiments thereof, it will be apparent to those skilled in the art that modifications and variations could be made thereto without departing from the scope of the present inventive concept, as set forth by the appended claims.

Claims

1. An operating method of a clock and data recovery circuit, comprising: receiving a training clock from a timing controller; detecting a frequency band from the received training clock; changing at least one parameter of the clock and data recovery circuit corresponding to the frequency band; and reducing jitter characteristics of at least one clock using the changed at least one parameter.
2. The operating method of claim 1, wherein the receiving the training clock includes: receiving a reference clock, which is the training clock, from the timing controller in an initial training mode; and synchronizing phases of the reference clock and at least one internal clock.

3. The operating method of claim 1, wherein the detecting the frequency band includes counting a period of the training clock with a clock of a voltage-controlled oscillator.
4. The operating method of claim 1, wherein the clock and data recovery circuit includes a charge pump, a loop filter and a voltage-controlled oscillator, wherein the at least one parameter includes a parameter of each of the charge pump, the loop filter and the voltage-controlled oscillator.
5. The operating method of claim 4, wherein the at least one parameter includes a current output by the charge pump, a resistance or a capacitance of the loop filter, or a gain of the voltage-controlled oscillator.
6. The operating method of claim 4, wherein the method further includes: performing coarse tuning of the at least one clock using the frequency band.
7. The operating method of claim 6, wherein the method further includes performing fine tuning of the at least one clock using a control code, wherein the control code, as determined by an automatic frequency controller, corresponds to a difference between a frequency of the training clock and a frequency of the at least one clock.
8. The operating method of claim 1, wherein the clock and data recovery circuit is used for a high speed operation region.
9. The operating method of claim 8, wherein the jitter is maintained in a low speed operation region.
10. The operating method of claim 1, further comprising receiving data packet having a wide range of frequencies from the timing controller in a normal operating mode.
11. An operating method of a display driving integrated circuit, comprising: receiving a reference clock from a timing controller in an initial training mode; synchronizing phases of an internal clock and the reference clock in the initial training mode; receiving a data packet from the timing controller in a normal operating mode; recovering a data signal and clock signal synchronized with the data packet in the normal operating mode, wherein the synchronizing the phases includes: detecting a frequency band of the reference clock using the internal clock; and adjusting at least one parameter of a Clock and Data Recovery (CDR) circuit according to the frequency band.
12. The operating method of claim 11, wherein the synchronizing the phases further includes tuning a frequency in a voltage-controlled oscillator of the CDR circuit.
13. The operating method of claim 11, wherein the method further includes: performing coarse tuning to the frequency band of the reference clock in a loop filter of the CDR circuit.
14. The operating method of claim 11, wherein the method further includes: generating a control code using an automatic frequency controller wherein the control code corresponds to a difference between a frequency of the reference clock and a frequency of the internal clock; and performing fine tuning using the control code to adjust the frequency band of the reference clock in a voltage-controlled oscillator of the CDR circuit.
15. The operating method of claim 11, wherein the method further includes: adjusting a current parameter according to the frequency band in a charge pump of the CDR circuit.
16. An operating method of a display device, comprising: receiving a data packet at a display driving integrated circuit, wherein the data packet is provided from a timing controller; recovering a data signal and a clock signal synchronized with the data packet in a Clock and Data Recovery (CDR) circuit of the display driving integrated circuit; and displaying the data signal on a display panel, wherein the CDR circuit detects a frequency band of a reference clock using an initial clock, and adjusts at least one parameter of the CDR circuit according to the frequency band.
17. The operating method of claim 16, wherein the CDR circuit is configured to process data in a high speed operation region and reduce jitter of the clock signal in a low speed operation region.
18. The operating method of claim 16, wherein the at least one parameter includes a current output by a charge pump, a resistance or a capacitance of a loop filter, or a gain of a voltage-controlled oscillator.
19. The operation method of claim 18, wherein the CDR circuit performs coarse tuning to the

frequency band of the reference clock in the loop filter.

20. The operation method of claim 19, wherein an automatic frequency controller generates a control code corresponding to a difference between a frequency of the reference clock and a frequency of the clock signal, and performs fine tuning using the control code to adjust the frequency band of the reference clock in the voltage-controlled oscillator.
