

US Patent & Trademark Office

Patent Public Search | Text View

United States Patent	12408243
Kind Code	B2
Date of Patent	September 02, 2025
Inventor(s)	Zhu; Liqiang et al.

LED lighting systems with TRIAC dimmers and methods thereof

Abstract

System and method for controlling one or more light emitting diodes. For example, the system for controlling one or more light emitting diodes includes a current regulation circuit coupled to a cathode of one or more light emitting diodes. The one or more light emitting diodes include the cathode and an anode configured to receive a rectified voltage. Additionally, the system includes a control circuit coupled to the cathode of the one or more light emitting diodes. The control circuit is configured to receive a first voltage from the cathode of the one or more light emitting diodes, compare a second voltage and a threshold voltage, and generate a control signal based at least in part on the second voltage and the threshold voltage. The second voltage indicates a magnitude of the first voltage.

Inventors:	Zhu; Liqiang (Shanghai, CN), Zhou; Jun (Shanghai, CN)
Applicant:	ON-BRIGHT ELECTRONICS (SHANGHAI) CO., LTD. (Shanghai, CN)
Family ID:	62585170
Assignee:	On-Bright Electronics (Shanghai) Co., Ltd. (Shanghai, CN)
Appl. No.:	18/429816
Filed:	February 01, 2024

Prior Publication Data

Document Identifier	Publication Date
US 20240334563 A1	Oct. 03, 2024

Foreign Application Priority Data

CN	201711464007.9	Dec. 28, 2017
----	----------------	---------------

Related U.S. Application Data

continuation parent-doc US 18103971 20230131 US 11937350 child-doc US 18429816
continuation parent-doc US 17023632 20200917 US 11638335 20230425 child-doc US 18103971
division parent-doc US 16226424 20181219 US 10827588 20201103 child-doc US 17023632

Publication Classification

Int. Cl.: **H05B45/10** (20200101); **H05B45/31** (20200101); **H05B45/345** (20200101);
H05B45/395 (20200101); **H05B45/50** (20220101); **H05B45/59** (20220101)

U.S. Cl.:

CPC **H05B45/10** (20200101); **H05B45/31** (20200101); **H05B45/345** (20200101);
H05B45/395 (20200101); **H05B45/50** (20200101); **H05B45/59** (20220101);

Field of Classification Search

CPC: H05B (45/10); H05B (45/395); H05B (45/31); H05B (45/50); H05B (45/345); H05B
(45/59)

References Cited

U.S. PATENT DOCUMENTS

Patent No.	Issued Date	Patentee Name	U.S. Cl.	CPC
3803452	12/1973	Goldschmied	N/A	N/A
3899713	12/1974	Barkan et al.	N/A	N/A
4253045	12/1980	Weber	N/A	N/A
5144205	12/1991	Motto et al.	N/A	N/A
5249298	12/1992	Bolan et al.	N/A	N/A
5504398	12/1995	Rothenbuhler	N/A	N/A
5949197	12/1998	Kastner	N/A	N/A
6196208	12/2000	Masters	N/A	N/A
6218788	12/2000	Chen et al.	N/A	N/A
6229271	12/2000	Liu	N/A	N/A
6278245	12/2000	Li et al.	N/A	N/A
7038399	12/2005	Lys et al.	N/A	N/A
7649327	12/2009	Peng	N/A	N/A
7759881	12/2009	Melanson	N/A	N/A
7825715	12/2009	Greenberg	N/A	N/A
7880400	12/2010	Zhou et al.	N/A	N/A
7944153	12/2010	Greenfeld	N/A	N/A
8018171	12/2010	Melanson et al.	N/A	N/A
8098021	12/2011	Wang et al.	N/A	N/A
8129976	12/2011	Blakeley	N/A	N/A
8134302	12/2011	Yang et al.	N/A	N/A
8278832	12/2011	Hung et al.	N/A	N/A
8373313	12/2012	Garcia et al.	N/A	N/A
8378583	12/2012	Hying et al.	N/A	N/A
8378588	12/2012	Kuo et al.	N/A	N/A

8378589	12/2012	Kuo et al.	N/A	N/A
8415901	12/2012	Recker et al.	N/A	N/A
8432438	12/2012	Ryan et al.	N/A	N/A
8497637	12/2012	Liu	N/A	N/A
8558477	12/2012	Bordin et al.	N/A	N/A
8569956	12/2012	Shteynberg et al.	N/A	N/A
8644041	12/2013	Pansier	N/A	N/A
8653750	12/2013	Deurenberg et al.	N/A	N/A
8686668	12/2013	Grotkowski et al.	N/A	N/A
8698407	12/2013	Chen et al.	N/A	N/A
8698419	12/2013	Yan et al.	N/A	N/A
8716882	12/2013	Pettler et al.	N/A	N/A
8742674	12/2013	Shteynberg et al.	N/A	N/A
8829819	12/2013	Angeles et al.	N/A	N/A
8890440	12/2013	Yan et al.	N/A	N/A
8896288	12/2013	Choi et al.	N/A	N/A
8941323	12/2014	Wu et al.	N/A	N/A
8941324	12/2014	Zhou et al.	N/A	N/A
8941328	12/2014	Wu et al.	N/A	N/A
8947010	12/2014	Barrow et al.	N/A	N/A
9030122	12/2014	Yan et al.	N/A	N/A
9084316	12/2014	Melanson et al.	N/A	N/A
9131581	12/2014	Hsia et al.	N/A	N/A
9148050	12/2014	Chiang	N/A	N/A
9167638	12/2014	Le	N/A	N/A
9173258	12/2014	Ekbote	N/A	N/A
9207265	12/2014	Grisamore et al.	N/A	N/A
9220133	12/2014	Salvestrini et al.	N/A	N/A
9220136	12/2014	Zhang et al.	N/A	N/A
9247623	12/2015	Recker et al.	N/A	N/A
9247625	12/2015	Recker et al.	N/A	N/A
9301349	12/2015	Zhu et al.	N/A	N/A
9332609	12/2015	Rhodes et al.	N/A	N/A
9402293	12/2015	Vaughan et al.	N/A	N/A
9408269	12/2015	Zhu et al.	N/A	N/A
9414455	12/2015	Zhou et al.	N/A	N/A
9467137	12/2015	Eum et al.	N/A	N/A
9480118	12/2015	Liao et al.	N/A	N/A
9485833	12/2015	Datta et al.	N/A	N/A
9554432	12/2016	Zhu et al.	N/A	N/A
9572224	12/2016	Gaknoki et al.	N/A	N/A
9585222	12/2016	Zhu et al.	N/A	N/A
9655188	12/2016	Lewis et al.	N/A	N/A
9661702	12/2016	Mednik et al.	N/A	N/A
9723676	12/2016	Ganick et al.	N/A	N/A
9750107	12/2016	Zhu et al.	N/A	N/A
9781786	12/2016	Ho et al.	N/A	N/A
9820344	12/2016	Papanicolaou	N/A	N/A
9883561	12/2017	Liang et al.	N/A	N/A
9883562	12/2017	Zhu et al.	N/A	N/A

9961734	12/2017	Zhu et al.	N/A	N/A
10054271	12/2017	Xiong et al.	N/A	N/A
10143051	12/2017	Liu et al.	N/A	N/A
10153684	12/2017	Liu et al.	N/A	N/A
10194500	12/2018	Zhu et al.	N/A	N/A
10264642	12/2018	Liang et al.	N/A	N/A
10292217	12/2018	Zhu et al.	N/A	N/A
10299328	12/2018	Fu et al.	N/A	N/A
10334677	12/2018	Zhu et al.	N/A	N/A
10342087	12/2018	Zhu et al.	N/A	N/A
10362643	12/2018	Kim et al.	N/A	N/A
10375785	12/2018	Li et al.	N/A	N/A
10383187	12/2018	Liao et al.	N/A	N/A
10405392	12/2018	Shi et al.	N/A	N/A
10447171	12/2018	Newman et al.	N/A	N/A
10448469	12/2018	Zhu et al.	N/A	N/A
10448470	12/2018	Zhu et al.	N/A	N/A
10455657	12/2018	Zhu et al.	N/A	N/A
10499467	12/2018	Wang	N/A	N/A
10512131	12/2018	Zhu et al.	N/A	N/A
10530268	12/2019	Newman et al.	N/A	N/A
10531534	12/2019	Zhou	N/A	N/A
10568185	12/2019	Ostrovsky et al.	N/A	N/A
10616975	12/2019	Gotou et al.	N/A	N/A
10687397	12/2019	Zhu et al.	N/A	N/A
10785837	12/2019	Li et al.	N/A	N/A
10827588	12/2019	Zhu et al.	N/A	N/A
10973095	12/2020	Zhu et al.	N/A	N/A
10999903	12/2020	Li et al.	N/A	N/A
10999904	12/2020	Zhu et al.	N/A	N/A
11026304	12/2020	Li et al.	N/A	N/A
11183996	12/2020	Zhu et al.	N/A	N/A
11201612	12/2020	Zhu et al.	N/A	N/A
11206015	12/2020	Zhu et al.	N/A	N/A
11212885	12/2020	Liao et al.	N/A	N/A
11224105	12/2021	Yang et al.	N/A	N/A
11252799	12/2021	Li et al.	N/A	N/A
11297704	12/2021	Zhu et al.	N/A	N/A
11405992	12/2021	Li et al.	N/A	N/A
11564299	12/2022	Li et al.	N/A	N/A
11570859	12/2022	Zhu et al.	N/A	N/A
11638335	12/2022	Zhu et al.	N/A	N/A
11678417	12/2022	Yang et al.	N/A	N/A
11695401	12/2022	Zhu et al.	N/A	N/A
11723128	12/2022	Li et al.	N/A	N/A
11743984	12/2022	Li et al.	N/A	N/A
11784638	12/2022	Zhu et al.	N/A	N/A
11792901	12/2022	Zhu et al.	N/A	N/A
11856670	12/2022	Li et al.	N/A	N/A
11937350	12/2023	Zhu et al.	N/A	N/A

12009825	12/2023	Zhu et al.	N/A	N/A
12089302	12/2023	Li et al.	N/A	N/A
12193124	12/2024	Zhu et al.	N/A	N/A
2006/0022648	12/2005	Ben-Yaakov et al.	N/A	N/A
2007/0182338	12/2006	Shteynberg et al.	N/A	N/A
2007/0182699	12/2006	Ha et al.	N/A	N/A
2007/0267978	12/2006	Shteynberg et al.	N/A	N/A
2008/0224629	12/2007	Melanson	N/A	N/A
2008/0224633	12/2007	Melanson et al.	N/A	N/A
2008/0278092	12/2007	Lys et al.	N/A	N/A
2009/0021469	12/2008	Yeo et al.	N/A	N/A
2009/0085494	12/2008	Summerland	N/A	N/A
2009/0251059	12/2008	Veltman	N/A	N/A
2010/0141153	12/2009	Recker et al.	N/A	N/A
2010/0148691	12/2009	Kuo et al.	N/A	N/A
2010/0156319	12/2009	Melanson	N/A	N/A
2010/0164406	12/2009	Kost et al.	N/A	N/A
2010/0176733	12/2009	King	N/A	N/A
2010/0207536	12/2009	Burdalski et al.	N/A	N/A
2010/0213859	12/2009	Shteynberg et al.	N/A	N/A
2010/0219766	12/2009	Kuo et al.	N/A	N/A
2010/0231136	12/2009	Reisenauer et al.	N/A	N/A
2011/0012530	12/2010	Zheng et al.	N/A	N/A
2011/0037399	12/2010	Hung et al.	N/A	N/A
2011/0074302	12/2010	Draper et al.	N/A	N/A
2011/0080110	12/2010	Nuhfer et al.	N/A	N/A
2011/0080111	12/2010	Nuhfer et al.	N/A	N/A
2011/0080112	12/2010	Shearer et al.	N/A	N/A
2011/0101867	12/2010	Wang et al.	N/A	N/A
2011/0121744	12/2010	Salvestrini et al.	N/A	N/A
2011/0121754	12/2010	Shteynberg et al.	N/A	N/A
2011/0133662	12/2010	Yan et al.	N/A	N/A
2011/0140620	12/2010	Lin et al.	N/A	N/A
2011/0140621	12/2010	Yi et al.	N/A	N/A
2011/0187283	12/2010	Wang et al.	N/A	N/A
2011/0227490	12/2010	Huynh	N/A	N/A
2011/0260619	12/2010	Sadwick et al.	N/A	N/A
2011/0285301	12/2010	Kuang et al.	N/A	N/A
2011/0291583	12/2010	Shen	N/A	N/A
2011/0309759	12/2010	Shteynberg et al.	N/A	N/A
2012/0001548	12/2011	Recker et al.	N/A	N/A
2012/0032604	12/2011	Hontele	N/A	N/A
2012/0056553	12/2011	Koolen et al.	N/A	N/A
2012/0069616	12/2011	Kitamura et al.	N/A	N/A
2012/0080944	12/2011	Recker et al.	N/A	N/A
2012/0081009	12/2011	Shteynberg et al.	N/A	N/A
2012/0081032	12/2011	Huang	N/A	N/A
2012/0081035	12/2011	McCune, Jr.	N/A	N/A
2012/0146526	12/2011	Lam et al.	N/A	N/A
2012/0181944	12/2011	Jacobs et al.	N/A	N/A

2012/0181946	12/2011	Melanson	N/A	N/A
2012/0187857	12/2011	Ulmann et al.	N/A	N/A
2012/0242237	12/2011	Chen et al.	N/A	N/A
2012/0242238	12/2011	Chen et al.	N/A	N/A
2012/0262093	12/2011	Recker et al.	N/A	N/A
2012/0268031	12/2011	Zhou et al.	N/A	N/A
2012/0274227	12/2011	Zheng et al.	N/A	N/A
2012/0286663	12/2011	Puvanakijjakorn et al.	N/A	N/A
2012/0286679	12/2011	Liu	N/A	N/A
2012/0299500	12/2011	Sadwick et al.	N/A	N/A
2012/0299501	12/2011	Kost et al.	N/A	N/A
2012/0299511	12/2011	Montante et al.	N/A	N/A
2012/0319604	12/2011	Walters	N/A	N/A
2012/0326616	12/2011	Sumitani et al.	N/A	N/A
2013/0009561	12/2012	Briggs	N/A	N/A
2013/0020965	12/2012	Kang et al.	N/A	N/A
2013/0026942	12/2012	Ryan et al.	N/A	N/A
2013/0026945	12/2012	Ganick et al.	N/A	N/A
2013/0027528	12/2012	Staats et al.	N/A	N/A
2013/0034172	12/2012	Pettler et al.	N/A	N/A
2013/0043726	12/2012	Krishnamoorthy et al.	N/A	N/A
2013/0049631	12/2012	Riesebosch	N/A	N/A
2013/0063047	12/2012	Veskovic	N/A	N/A
2013/0134904	12/2012	Yau et al.	N/A	N/A
2013/0141001	12/2012	Datta et al.	N/A	N/A
2013/0154487	12/2012	Kuang et al.	N/A	N/A
2013/0162155	12/2012	Matsuda et al.	N/A	N/A
2013/0162158	12/2012	Pollischansky	N/A	N/A
2013/0169177	12/2012	Liao et al.	N/A	N/A
2013/0175931	12/2012	Sadwick	N/A	N/A
2013/0181630	12/2012	Taipale et al.	N/A	N/A
2013/0187568	12/2012	Jelaca et al.	N/A	N/A
2013/0193866	12/2012	Datta et al.	N/A	N/A
2013/0193879	12/2012	Sadwick et al.	N/A	N/A
2013/0194848	12/2012	Bernardinis et al.	N/A	N/A
2013/0215655	12/2012	Yang et al.	N/A	N/A
2013/0223107	12/2012	Zhang et al.	N/A	N/A
2013/0229121	12/2012	Otake et al.	N/A	N/A
2013/0241427	12/2012	Kesterson et al.	N/A	N/A
2013/0241428	12/2012	Takeda	N/A	N/A
2013/0241441	12/2012	Myers et al.	N/A	N/A
2013/0242622	12/2012	Peng et al.	N/A	N/A
2013/0249431	12/2012	Shteynberg et al.	N/A	N/A
2013/0278159	12/2012	Del et al.	N/A	N/A
2013/0307430	12/2012	Blom	N/A	N/A
2013/0307431	12/2012	Zhu et al.	N/A	N/A
2013/0307434	12/2012	Zhang et al.	N/A	N/A
2013/0342127	12/2012	Pan et al.	N/A	N/A
2013/0343090	12/2012	Eom et al.	N/A	N/A
2014/0009082	12/2013	King et al.	N/A	N/A

2014/0029315	12/2013	Zhang et al.	N/A	N/A
2014/0049177	12/2013	Kulczycki et al.	N/A	N/A
2014/0063857	12/2013	Peng et al.	N/A	N/A
2014/0078790	12/2013	Lin et al.	N/A	N/A
2014/0103829	12/2013	Kang	N/A	N/A
2014/0132172	12/2013	Zhu et al.	N/A	N/A
2014/0160809	12/2013	Lin et al.	N/A	N/A
2014/0176016	12/2013	Li et al.	N/A	N/A
2014/0177280	12/2013	Yang et al.	N/A	N/A
2014/0197760	12/2013	Radermacher	N/A	N/A
2014/0265898	12/2013	Del et al.	N/A	N/A
2014/0265907	12/2013	Su et al.	N/A	N/A
2014/0265935	12/2013	Sadwick et al.	N/A	N/A
2014/0268935	12/2013	Chiang	N/A	N/A
2014/0300274	12/2013	Acatrinei	N/A	N/A
2014/0320031	12/2013	Wu	315/193	H05B 45/397
2014/0333228	12/2013	Angeles et al.	N/A	N/A
2014/0346973	12/2013	Zhu et al.	N/A	N/A
2014/0354157	12/2013	Morales	N/A	N/A
2014/0354165	12/2013	Malyna et al.	N/A	N/A
2014/0354170	12/2013	Gredler et al.	N/A	N/A
2015/0015159	12/2014	Wang et al.	N/A	N/A
2015/0035450	12/2014	Werner	N/A	N/A
2015/0048757	12/2014	Boonen et al.	N/A	N/A
2015/0062981	12/2014	Fang et al.	N/A	N/A
2015/0077009	12/2014	Kunimatsu	N/A	N/A
2015/0091470	12/2014	Zhou et al.	N/A	N/A
2015/0137704	12/2014	Angeles et al.	N/A	N/A
2015/0173140	12/2014	Wu et al.	N/A	N/A
2015/0312978	12/2014	Vaughan et al.	N/A	N/A
2015/0312982	12/2014	Melanson	N/A	N/A
2015/0312988	12/2014	Liao et al.	N/A	N/A
2015/0318789	12/2014	Yang et al.	N/A	N/A
2015/0333764	12/2014	Pastore et al.	N/A	N/A
2015/0357910	12/2014	Murakami et al.	N/A	N/A
2015/0359054	12/2014	Lin et al.	N/A	N/A
2015/0366010	12/2014	Mao et al.	N/A	N/A
2015/0382424	12/2014	Knapp et al.	N/A	N/A
2016/0014861	12/2015	Zhu et al.	N/A	N/A
2016/0014865	12/2015	Zhu et al.	N/A	N/A
2016/0037604	12/2015	Zhu et al.	N/A	N/A
2016/0113077	12/2015	Akiyama	N/A	N/A
2016/0119998	12/2015	Linnartz et al.	N/A	N/A
2016/0128142	12/2015	Arulandu et al.	N/A	N/A
2016/0134187	12/2015	Pregitzer et al.	N/A	N/A
2016/0277411	12/2015	Dani et al.	N/A	N/A
2016/0286617	12/2015	Takahashi et al.	N/A	N/A
2016/0323957	12/2015	Hu et al.	N/A	N/A
2016/0338163	12/2015	Zhu et al.	N/A	N/A

2017/0006684	12/2016	Tu et al.	N/A	N/A
2017/0027029	12/2016	Hu et al.	N/A	N/A
2017/0055323	12/2016	Lim et al.	N/A	N/A
2017/0064787	12/2016	Liao et al.	N/A	N/A
2017/0099712	12/2016	Hilgers et al.	N/A	N/A
2017/0181235	12/2016	Zhu et al.	N/A	N/A
2017/0196063	12/2016	Zhu et al.	N/A	N/A
2017/0251532	12/2016	Wang et al.	N/A	N/A
2017/0311409	12/2016	Zhu et al.	N/A	N/A
2017/0354008	12/2016	Eum et al.	N/A	N/A
2017/0359880	12/2016	Zhu et al.	N/A	N/A
2018/0035507	12/2017	Kumada et al.	N/A	N/A
2018/0103520	12/2017	Zhu et al.	N/A	N/A
2018/0110104	12/2017	Liang et al.	N/A	N/A
2018/0115234	12/2017	Liu et al.	N/A	N/A
2018/0139816	12/2017	Liu et al.	N/A	N/A
2018/0184490	12/2017	Ido	N/A	N/A
2018/0263089	12/2017	Seyler et al.	N/A	N/A
2018/0288845	12/2017	Zhu et al.	N/A	N/A
2018/0310376	12/2017	Huang et al.	N/A	N/A
2019/0069364	12/2018	Zhu et al.	N/A	N/A
2019/0069366	12/2018	Liao et al.	N/A	N/A
2019/0082507	12/2018	Zhu et al.	N/A	N/A
2019/0104583	12/2018	Konishi et al.	N/A	N/A
2019/0124736	12/2018	Zhu et al.	N/A	N/A
2019/0166667	12/2018	Li et al.	N/A	N/A
2019/0230755	12/2018	Zhu et al.	N/A	N/A
2019/0327810	12/2018	Zhu et al.	N/A	N/A
2019/0350055	12/2018	Wu et al.	N/A	N/A
2019/0350060	12/2018	Li et al.	N/A	N/A
2019/0364628	12/2018	Chen et al.	N/A	N/A
2019/0380183	12/2018	Li et al.	N/A	N/A
2020/0100340	12/2019	Zhu et al.	N/A	N/A
2020/0146121	12/2019	Zhu et al.	N/A	N/A
2020/0205263	12/2019	Zhu et al.	N/A	N/A
2020/0205264	12/2019	Zhu et al.	N/A	N/A
2020/0267817	12/2019	Yang et al.	N/A	N/A
2020/0305247	12/2019	Li et al.	N/A	N/A
2020/0375001	12/2019	Jung et al.	N/A	N/A
2021/0007195	12/2020	Zhu et al.	N/A	N/A
2021/0007196	12/2020	Zhu et al.	N/A	N/A
2021/0045213	12/2020	Zhu et al.	N/A	N/A
2021/0153313	12/2020	Li et al.	N/A	N/A
2021/0195709	12/2020	Li et al.	N/A	N/A
2021/0204375	12/2020	Li et al.	N/A	N/A
2022/0038085	12/2021	Zhu et al.	N/A	N/A
2022/0149829	12/2021	Zhu et al.	N/A	N/A
2022/0209762	12/2021	Zhu et al.	N/A	N/A
2022/0210880	12/2021	Li et al.	N/A	N/A
2022/0217824	12/2021	Zhu et al.	N/A	N/A

2022/0225480	12/2021	Li et al.	N/A	N/A
2022/0225483	12/2021	Yang et al.	N/A	N/A
2023/0180360	12/2022	Zhu et al.	N/A	N/A
2023/0225028	12/2022	Li et al.	N/A	N/A
2024/0008151	12/2023	Li et al.	N/A	N/A
2024/0049371	12/2023	Li et al.	N/A	N/A
2024/0097665	12/2023	Zhu et al.	N/A	N/A
2024/0147591	12/2023	Zhu et al.	N/A	N/A
2024/0179817	12/2023	Li et al.	N/A	N/A
2025/0071869	12/2024	Li et al.	N/A	N/A

FOREIGN PATENT DOCUMENTS

Patent No.	Application Date	Country	CPC
1448005	12/2002	CN	N/A
101040570	12/2006	CN	N/A
101657057	12/2009	CN	N/A
101868090	12/2009	CN	N/A
101896022	12/2009	CN	N/A
101917804	12/2009	CN	N/A
101938865	12/2010	CN	N/A
101998734	12/2010	CN	N/A
102014540	12/2010	CN	N/A
102014551	12/2010	CN	N/A
102056378	12/2010	CN	N/A
102209412	12/2010	CN	N/A
102300375	12/2010	CN	N/A
102347607	12/2011	CN	N/A
102387634	12/2011	CN	N/A
102474953	12/2011	CN	N/A
102497706	12/2011	CN	N/A
102612194	12/2011	CN	N/A
202353859	12/2011	CN	N/A
102668717	12/2011	CN	N/A
102695330	12/2011	CN	N/A
102791056	12/2011	CN	N/A
102843836	12/2011	CN	N/A
202632722	12/2011	CN	N/A
102870497	12/2012	CN	N/A
102946674	12/2012	CN	N/A
103004290	12/2012	CN	N/A
103024994	12/2012	CN	N/A
103096606	12/2012	CN	N/A
103108470	12/2012	CN	N/A
103260302	12/2012	CN	N/A
103313472	12/2012	CN	N/A
103369802	12/2012	CN	N/A
103379712	12/2012	CN	N/A
103428953	12/2012	CN	N/A
103458579	12/2012	CN	N/A
103547014	12/2013	CN	N/A

103648219	12/2013	CN	N/A
103716934	12/2013	CN	N/A
103781229	12/2013	CN	N/A
103858524	12/2013	CN	N/A
203675408	12/2013	CN	N/A
103945614	12/2013	CN	N/A
103957634	12/2013	CN	N/A
104066254	12/2013	CN	N/A
104619077	12/2014	CN	N/A
204392621	12/2014	CN	N/A
104768265	12/2014	CN	N/A
104902653	12/2014	CN	N/A
105072742	12/2014	CN	N/A
105246218	12/2015	CN	N/A
105265019	12/2015	CN	N/A
105423140	12/2015	CN	N/A
105591553	12/2015	CN	N/A
105873269	12/2015	CN	N/A
105992440	12/2015	CN	N/A
106105395	12/2015	CN	N/A
106163009	12/2015	CN	N/A
205812458	12/2015	CN	N/A
106332374	12/2016	CN	N/A
106332390	12/2016	CN	N/A
106358337	12/2016	CN	N/A
106413189	12/2016	CN	N/A
206042434	12/2016	CN	N/A
106604460	12/2016	CN	N/A
106793246	12/2016	CN	N/A
106888524	12/2016	CN	N/A
106912144	12/2016	CN	N/A
107046751	12/2016	CN	N/A
107069726	12/2016	CN	N/A
107645804	12/2017	CN	N/A
107995747	12/2017	CN	N/A
107995750	12/2017	CN	N/A
207460551	12/2017	CN	N/A
108337764	12/2017	CN	N/A
108366460	12/2017	CN	N/A
207744191	12/2017	CN	N/A
207910676	12/2017	CN	N/A
108834259	12/2017	CN	N/A
109246885	12/2018	CN	N/A
208572500	12/2018	CN	N/A
109729621	12/2018	CN	N/A
110086362	12/2018	CN	N/A
110099495	12/2018	CN	N/A
110493913	12/2018	CN	N/A
2403318	12/2011	EP	N/A
2590477	12/2012	EP	N/A

2938164	12/2014	EP	N/A
2008-010152	12/2007	JP	N/A
2011-249328	12/2010	JP	N/A
201125441	12/2010	TW	N/A
201132241	12/2010	TW	N/A
201143501	12/2010	TW	N/A
201143530	12/2010	TW	N/A
201146087	12/2010	TW	N/A
201204168	12/2011	TW	N/A
201208463	12/2011	TW	N/A
201208481	12/2011	TW	N/A
201208486	12/2011	TW	N/A
201215228	12/2011	TW	N/A
201233021	12/2011	TW	N/A
201244543	12/2011	TW	N/A
I387396	12/2012	TW	N/A
201315118	12/2012	TW	N/A
201322825	12/2012	TW	N/A
201336345	12/2012	TW	N/A
201342987	12/2012	TW	N/A
201348909	12/2012	TW	N/A
I422130	12/2013	TW	N/A
I423732	12/2013	TW	N/A
201412189	12/2013	TW	N/A
201414146	12/2013	TW	N/A
I434616	12/2013	TW	N/A
M477115	12/2013	TW	N/A
201417626	12/2013	TW	N/A
201417631	12/2013	TW	N/A
201422045	12/2013	TW	N/A
201424454	12/2013	TW	N/A
I441428	12/2013	TW	N/A
I448198	12/2013	TW	N/A
201503756	12/2014	TW	N/A
201515514	12/2014	TW	N/A
I496502	12/2014	TW	N/A
201603644	12/2015	TW	N/A
201607368	12/2015	TW	N/A
I524814	12/2015	TW	N/A
I535175	12/2015	TW	N/A
I540809	12/2015	TW	N/A
201630468	12/2015	TW	N/A
201639415	12/2015	TW	N/A
I630842	12/2017	TW	N/A
201909699	12/2018	TW	N/A
201927074	12/2018	TW	N/A
2008/112820	12/2007	WO	N/A

OTHER PUBLICATIONS

United States Patent and Trademark Office, Notice of Allowance mailed Aug. 3, 2023, in U.S. Appl. No. 18/081,528. cited by applicant

United States Patent and Trademark Office, Notice of Allowance mailed Dec. 19, 2022, in U.S. Appl. No. 17/528,153. cited by applicant

United States Patent and Trademark Office, Notice of Allowance mailed Feb. 14, 2023, in U.S. Appl. No. 17/520,573. cited by applicant

United States Patent and Trademark Office, Notice of Allowance mailed Feb. 7, 2024, in U.S. Appl. No. 17/502,916. cited by applicant

United States Patent and Trademark Office, Notice of Allowance mailed Feb. 8, 2023, in U.S. Appl. No. 17/554,306. cited by applicant

United States Patent and Trademark Office, Notice of Allowance mailed Jan. 19, 2023, in U.S. Appl. No. 17/528,153. cited by applicant

United States Patent and Trademark Office, Notice of Allowance mailed Jun. 6, 2023, in U.S. Appl. No. 17/578,706. cited by applicant

United States Patent and Trademark Office, Notice of Allowance mailed May 30, 2023, in U.S. Appl. No. 17/503,238. cited by applicant

United States Patent and Trademark Office, Notice of Allowance mailed Nov. 2, 2022, in U.S. Appl. No. 17/023,632. cited by applicant

United States Patent and Trademark Office, Notice of Allowance mailed Nov. 6, 2023, in U.S. Appl. No. 18/103,971. cited by applicant

United States Patent and Trademark Office, Notice of Allowance mailed Oct. 4, 2022, in U.S. Appl. No. 17/554,306. cited by applicant

United States Patent and Trademark Office, Notice of Allowance mailed Sep. 12, 2022, in U.S. Appl. No. 17/023,632. cited by applicant

United States Patent and Trademark Office, Office Action mailed Apr. 1, 2024, in U.S. Appl. No. 18/242,474. cited by applicant

United States Patent and Trademark Office, Office Action mailed Apr. 26, 2022, in U.S. Appl. No. 17/023,632. cited by applicant

United States Patent and Trademark Office, Office Action mailed Dec. 15, 2021, in U.S. Appl. No. 17/023,632. cited by applicant

United States Patent and Trademark Office, Office Action mailed Feb. 3, 2023, in U.S. Appl. No. 17/503,238. cited by applicant

United States Patent and Trademark Office, Office Action mailed Jan. 22, 2024, in U.S. Appl. No. 18/220,584. cited by applicant

United States Patent and Trademark Office, Office Action mailed Jan. 26, 2023, in U.S. Appl. No. 17/578,706. cited by applicant

United States Patent and Trademark Office, Office Action mailed Jul. 15, 2022, in U.S. Appl. No. 17/528,153. cited by applicant

United States Patent and Trademark Office, Office Action mailed Jun. 12, 2023, in U.S. Appl. No. 18/103,971. cited by applicant

United States Patent and Trademark Office, Office Action mailed Mar. 21, 2024, in U.S. Appl. No. 18/238,990. cited by applicant

United States Patent and Trademark Office, Office Action mailed Mar. 22, 2023, in U.S. Appl. No. 17/502,916. cited by applicant

United States Patent and Trademark Office, Office Action mailed Oct. 19, 2022, in U.S. Appl. No. 17/520,573. cited by applicant

United States Patent and Trademark Office, Office Action mailed Oct. 5, 2022, in U.S. Appl. No. 17/502,916. cited by applicant

United States Patent and Trademark Office, Office Action mailed Sep. 12, 2022, in U.S. Appl. No.

17/503,238. cited by applicant
United States Patent and Trademark Office, Office Action mailed Sep. 14, 2022, in U.S. Appl. No. 17/545,752. cited by applicant
United States Patent and Trademark Office, Office Action mailed Sep. 16, 2022, in U.S. Appl. No. 17/578,706. cited by applicant
United States Patent and Trademark Office, Office Action mailed Sep. 19, 2023, in U.S. Appl. No. 17/502,916. cited by applicant
China Patent Office, Notice of Allowance mailed Sep. 1, 2021, in Application No. 201911371960.8. cited by applicant
China Patent Office, Office Action mailed Apr. 15, 2021, in Application No. 201911371960.8. cited by applicant
China Patent Office, Office Action mailed Apr. 30, 2021, in Application No. 201910719931.X. cited by applicant
China Patent Office, Office Action mailed Aug. 28, 2015, in Application No. 201410322602.9. cited by applicant
China Patent Office, Office Action mailed Aug. 8, 2015, in Application No. 201410172086.6. cited by applicant
China Patent Office, Office Action mailed Dec. 14, 2015, in Application No. 201210166672.0. cited by applicant
China Patent Office, Office Action mailed Dec. 3, 2018, in Application No. 201710557179.4. cited by applicant
China Patent Office, Office Action mailed Feb. 1, 2021, in Application No. 201911140844.5. cited by applicant
China Patent Office, Office Action mailed Feb. 3, 2021, in Application No. 201911316902.5. cited by applicant
China Patent Office, Office Action mailed Jan. 17, 2022, in Application No. 201910124049.0. cited by applicant
China Patent Office, Office Action mailed Jan. 9, 2020, in Application No. 201710828263.5. cited by applicant
China Patent Office, Office Action mailed Jul. 7, 2014, in Application No. 201210468505.1. cited by applicant
China Patent Office, Office Action mailed Jun. 3, 2014, in Application No. 201110103130.4. cited by applicant
China Patent Office, Office Action mailed Jun. 30, 2015, in Application No. 201410171893.6. cited by applicant
China Patent Office, Office Action mailed Mar. 2, 2016, in Application No. 201410172086.6. cited by applicant
China Patent Office, Office Action mailed Mar. 22, 2016, in Application No. 201410322612.2. cited by applicant
China Patent Office, Office Action mailed Mar. 22, 2019, in Application No. 201711464007.9. cited by applicant
China Patent Office, Office Action mailed May 26, 2021, in Application No. 201910124049.0. cited by applicant
China Patent Office, Office Action mailed Nov. 15, 2014, in Application No. 201210166672.0. cited by applicant
China Patent Office, Office Action mailed Nov. 15, 2021, in Application No. 201911316902.5. cited by applicant
China Patent Office, Office Action mailed Nov. 2, 2020, in Application No. 201910124049.0. cited by applicant
China Patent Office, Office Action mailed Nov. 23, 2021, in Application No. 201911140844.5.

cited by applicant
China Patent Office, Office Action mailed Nov. 29, 2018, in Application No. 201710828263.5.
cited by applicant
China Patent Office, Office Action mailed Oct. 19, 2015, in Application No. 201410322612.2. cited
by applicant
China Patent Office, Office Action mailed Sep. 2, 2016, in Application No. 201510103579.9. cited
by applicant
Qi et al., "Sine Wave Dimming Circuit Based on PIC16 MCU," Electronic Technology Application
in 2014, vol. 10, (2014). cited by applicant
Taiwan Intellectual Property Office, Office Action mailed Apr. 18, 2016, in Application No.
103140989. cited by applicant
Taiwan Intellectual Property Office, Office Action mailed Apr. 27, 2020, in Application No.
108116002. cited by applicant
Taiwan Intellectual Property Office, Office Action mailed Apr. 7, 2021, in Application No.
109111042. cited by applicant
Taiwan Intellectual Property Office, Office Action mailed Aug. 23, 2017, in Application No.
106103535. cited by applicant
Taiwan Intellectual Property Office, Office Action mailed Aug. 27, 2020, in Application No.
107107508. cited by applicant
Taiwan Intellectual Property Office, Office Action mailed Dec. 27, 2019, in Application No.
108116002. cited by applicant
Taiwan Intellectual Property Office, Office Action mailed Feb. 11, 2020, in Application No.
107107508. cited by applicant
Taiwan Intellectual Property Office, Office Action mailed Feb. 27, 2018, in Application No.
106136242. cited by applicant
Taiwan Intellectual Property Office, Office Action mailed Feb. 6, 2018, in Application No.
106130686. cited by applicant
Taiwan Intellectual Property Office, Office Action mailed Jan. 14, 2019, in Application No.
107107508. cited by applicant
Taiwan Intellectual Property Office, Office Action mailed Jan. 21, 2021, in Application No.
109108798. cited by applicant
Taiwan Intellectual Property Office, Office Action mailed Jan. 4, 2021, in Application No.
109111042. cited by applicant
Taiwan Intellectual Property Office, Office Action mailed Jan. 7, 2014, in Application No.
100119272. cited by applicant
Taiwan Intellectual Property Office, Office Action mailed Jun. 16, 2020, in Application No.
108136083. cited by applicant
Taiwan Intellectual Property Office, Office Action mailed Jun. 9, 2014, in Application No.
101124982. cited by applicant
Taiwan Intellectual Property Office, Office Action mailed May 28, 2019, in Application No.
107112306. cited by applicant
Taiwan Intellectual Property Office, Office Action mailed Nov. 13, 2015, in Application No.
103141628. cited by applicant
Taiwan Intellectual Property Office, Office Action mailed Nov. 30, 2020, in Application No.
107107508. cited by applicant
Taiwan Intellectual Property Office, Office Action mailed Oct. 31, 2019, in Application No.
107107508. cited by applicant
Taiwan Intellectual Property Office, Office Action mailed Sep. 17, 2015, in Application No.
103127108. cited by applicant
Taiwan Intellectual Property Office, Office Action mailed Sep. 17, 2015, in Application No.

103127620. cited by applicant
Taiwan Intellectual Property Office, Office Action mailed Sep. 25, 2014, in Application No. 101148716. cited by applicant
Taiwan Intellectual Property Office, Office Action mailed Sep. 9, 2020, in Application No. 108148566. cited by applicant
United States Patent and Trademark Office, Notice of Allowance mailed Apr. 12, 2023, in U.S. Appl. No. 17/545,752. cited by applicant
United States Patent and Trademark Office, Office Action mailed Aug. 20, 2024, in U.S. Appl. No. 18/238,990. cited by applicant
United States Patent and Trademark Office, Office Action mailed Jan. 15, 2025, in U.S. Appl. No. 18/144,096. cited by applicant
United States Patent and Trademark Office, Office Action mailed Jan. 17, 2025, in U.S. Appl. No. 18/238,990. cited by applicant
United States Patent and Trademark Office, Notice of Allowance mailed Apr. 17, 2025, in U.S. Appl. No. 18/144,096. cited by applicant
United States Patent and Trademark Office, Notice of Allowance mailed Jun. 6, 2025, in U.S. Appl. No. 18/238,990. cited by applicant
United States Patent and Trademark Office, Notice of Allowance mailed Jun. 27, 2025, in U.S. Appl. No. 18/500,903. cited by applicant

Primary Examiner: Luong; Henry

Attorney, Agent or Firm: Faegre Drinker Biddle & Reath LLP

Background/Summary

1. CROSS-REFERENCES TO RELATED APPLICATIONS (1) This application is a continuation of U.S. patent application Ser. No. 18/103,971, filed Jan. 31, 2023, which is a continuation of U.S. patent application Ser. No. 17/023,632, filed Sep. 17, 2020, which is a divisional of U.S. patent application Ser. No. 16/226,424, filed Dec. 19, 2018, which claims priority to Chinese Patent Application No. 201711464007.9, filed Dec. 28, 2017, all of these applications being incorporated by reference herein for all purposes.

2. BACKGROUND OF THE INVENTION

(1) Certain embodiments of the present invention are directed to circuits. More particularly, some embodiments of the invention provide lighting systems and methods with Triode for Alternating Current (TRIAC) dimmers. Merely by way of example, some embodiments of the invention have been applied to light emitting diodes (LEDs). But it would be recognized that the invention has a much broader range of applicability.

(2) As a new energy-saving and environmentally-friendly light source, light emitting diode (LED) is widely used in various fields due to its high luminance, low power consumption and long life span. For example, within a range close to a rated current, luminance of an LED often is directly proportional to the current flowing through the LED but is independent of the voltage across the LED; therefore, LED is often supplied with power from a constant current source during operation.

(3) FIG. 1 is an exemplary circuit diagram showing a conventional linear constant current LED lighting system with a Triode for Alternating Current (TRIAC) dimmer. The linear constant current LED lighting system **100** is widely used in various fields such as LED lighting due to the system's simple and reliable structure and low cost. As shown in FIG. 1, the main control unit of the system **100** includes: an error amplifier U1, a transistor M1 for power regulation, and an LED current

sensing resistor **R1**. The positive input terminal of the amplifier **U1** receives a reference voltage $V_{sub.ref}$, and the negative input terminal of the amplifier **U1** is connected to the sensing resistor **R1**. Additionally, the output terminal of the amplifier **U1** is connected to the gate terminal of the transistor **M1** for power regulation.

(4) As shown in FIG. 1, after the system **100** is powered on, an AC input voltage (e.g., V_{AC}) is received by a TRIAC dimmer **190** and subjected to a full-wave rectification process performed by a full-wave rectifying bridge **BD1** to generate a rectified voltage **101** (e.g., $V_{sub.bulk}$). For example, the rectified voltage **101** does not drop below 0 volt. Also, after the system **100** is powered on, the amplifier **U1** of the main control unit controls the voltage **103** of the gate terminal of the transistor **M1**, so that the transistor **M1** is closed (e.g., the transistor **M1** being turned on). As an example, the voltage **101** (e.g., $V_{sub.bulk}$) is higher than a minimum forward operating voltage of the one or more LEDs, and a current **105** flows through the one or more LEDs to the sensing resistor **R1** via the transistor **M1**.

(5) The sensing resistor **R1** includes two terminals. For example, one terminal of the sensing resistor **R1** is grounded, and another terminal of the sensing resistor **R1** generates a voltage (e.g., $V_{sub.sense}$). As an example, the magnitude of the voltage (e.g., $V_{sub.sense}$) across the resistor **R1** corresponds to the current **105** flowing through the one or more LEDs. The amplifier **U1** receives the voltage $V_{sub.sense}$ at one input terminal and receives the reference voltage $V_{sub.ref}$ at another input terminal, and performs an error amplification process on the voltage $V_{sub.sense}$ and the reference voltage $V_{sub.ref}$ in order to adjust the gate voltage **103** of the transistor **M1** and realize constant current control for the one or more LEDs. The LED current $I_{sub.led}$ (e.g., the current flowing through the one or more LEDs) is shown in Equation 1:

$$(6) \quad I_{led} = \frac{V_{ref}}{R_1} \quad (\text{Equation1})$$

where $R_{sub.1}$ represents the resistance of the resistor **R1**, and $V_{sub.ref}$ represents the reference voltage.

(7) FIG. 2 shows simplified conventional timing diagrams for the LED lighting system **100** as shown in FIG. 1. The waveform **210** represents the rectified voltage $V_{sub.bulk}$ (e.g., the rectified voltage **101**) as a function of time, the waveform **220** represents the voltage of the gate terminal of the transistor **M1** (e.g., the gate voltage **103**) as a function of time, and the waveform **230** represents the LED current $I_{sub.led}$ (e.g., the current **105** flowing through the one or more LEDs) as a function of time.

(8) In certain TRIAC dimmer applications, the AC input voltage (e.g., V_{AC}) is, for example, clipped by the TRIAC dimmer **190** and also rectified to generate the rectified voltage **101** (e.g., $V_{sub.bulk}$), which is received by an anode of the one or more LEDs. As shown by the waveform **210**, during one or more time durations (e.g., from time $t_{sub.1}$ to time $t_{sub.2}$), the rectified voltage **101** (e.g., $V_{sub.bulk}$) either is larger than zero but still small in magnitude or is equal to zero because the TRIAC dimmer **190** operates in an off cycle, so that the voltage **101** (e.g., $V_{sub.bulk}$) is lower than the minimum forward operating voltage of the one or more LEDs. For example, during the off cycle, the TRIAC dimmer **190** clips the AC input voltage (e.g., V_{AC}) so that the rectified voltage **101** (e.g., $V_{sub.bulk}$) equals zero in magnitude. As an example, from time $t_{sub.1}$ to time $t_{sub.2}$, the one or more LEDs cannot be turned on due to insufficient magnitude of the voltage **101** and the LED current $I_{sub.led}$ is equal to zero, as shown by the waveforms **210** and **230**. At this point (e.g., at a time between time $t_{sub.1}$ and time $t_{sub.2}$), the constant current control circuit of FIG. 1 is still working. For example, the voltage $V_{sub.bulk}$ is low and no current flows through the one or more LEDs, so the voltage of the gate terminal of the transistor **M1**, which is provided by the output terminal of the **U1** amplifier, is at a high voltage level (e.g., at a voltage level $V_{sub.2}$ from time $t_{sub.1}$ to time $t_{sub.2}$ as shown by the waveform **220**). As an example, as shown by the waveform **220**, prior to the time $t_{sub.1}$, the voltage of the gate terminal of the transistor **M1** is at a low voltage level (e.g., at a voltage level $V_{sub.1}$). For example, the voltage

level $V_{sub.2}$ is higher than the voltage level $V_{sub.1}$, and the voltage level $V_{sub.1}$ is higher than a threshold voltage of the gate terminal for turning on the transistor **M1**.

(9) As shown in FIG. 2, at time $t_{sub.2}$, the TRIAC dimmer **190** enters an on cycle, during which, the TRIAC dimmer **190** does not clip the AC input voltage (e.g., VAC), as shown by the waveform **210**. For example, at time $t_{sub.2}$, the $V_{sub.bulk}$ voltage increases rapidly while the voltage of the gate terminal of the transistor **M1** is at the high voltage level, causing the LED current $I_{sub.led}$ to overshoot, as shown by the waveforms **210**, **220** and **230**. During the loop adjustment process for constant current of the LED lighting system **100**, after overshoot of the LED current $I_{sub.led}$, there is an oscillation period (e.g., from time $t_{sub.2}$ to time $t_{sub.3}$) as shown by the waveforms **220** and **230**.

(10) As discussed above, a resulting problem of the LED lighting system **100** is that the change in the $V_{sub.bulk}$ voltage caused by the TRIAC dimmer **190** can cause overshoot and oscillation of the LED current $I_{sub.led}$. For some TRIAC dimmers, this type of current overshoot and oscillation may even cause the TRIAC dimmer (e.g., the TRIAC dimmer **190**) to operate abnormally (e.g., causing the TRIAC dimmer **190** to misfire), which in turn causes abnormal fluctuations in the LED current $I_{sub.led}$ and causes the one or more LEDs to flicker.

(11) Hence it is highly desirable to improve techniques related to LED lighting systems with TRIAC dimmers.

3. BRIEF SUMMARY OF THE INVENTION

(12) Certain embodiments of the present invention are directed to circuits. More particularly, some embodiments of the invention provide lighting systems and methods with Triode for Alternating Current (TRIAC) dimmers. Merely by way of example, some embodiments of the invention have been applied to light emitting diodes (LEDs). But it would be recognized that the invention has a much broader range of applicability.

(13) Some embodiments of the present invention provide a high-compatibility TRIAC dimmer control system for an LED lighting system and a method of using such switch control system. For example, the TRIAC dimmer control system eliminates current overshoot and oscillation caused by a sudden change of a rectified voltage during a TRIAC dimming process by controlling enablement of a constant current circuit of the system. As an example, the TRIAC dimmer control system prevents a TRIAC dimmer from operating abnormally due to current surges and thus improves the compatibility of LED lighting system with TRIAC dimmer.

(14) In certain embodiments, a system for LED switch control is provided. For example, the system includes a rectifying module configured to rectify an input voltage that has been processed by a TRIAC dimmer and to transmit the rectified voltage to a combination of one or more LEDs, the combination of the one or more LEDs being coupled to a constant current module and an enablement control module. As an example, the system also includes the enablement control module configured to receive a sensing voltage corresponding to the rectified voltage, to compare the sensing voltage with a predetermined threshold voltage, to output an enablement signal at a logic low level if the sensing voltage is lower than the predetermined threshold voltage, and to output the enablement signal at a logic high level if the sensing voltage is higher than the predetermined threshold voltage. As an example, the system also includes the constant current module configured to receive the enablement signal, to allow a current to flow through the combination of the one or more LEDs if the enablement signal is at the logic high level, and to not allow the current to flow through the combination of the one or more LEDs if the enablement signal is at the logic low level. In some embodiments, an LED lighting system including an LED switch control system is provided.

(15) According to certain embodiments, a system for controlling one or more light emitting diodes includes a current regulation circuit coupled to a cathode of one or more light emitting diodes. The one or more light emitting diodes include the cathode and an anode configured to receive a rectified voltage. Additionally, the system includes a control circuit coupled to the cathode of the one or

more light emitting diodes. The control circuit is configured to receive a first voltage from the cathode of the one or more light emitting diodes, compare a second voltage and a threshold voltage, and generate a control signal based at least in part on the second voltage and the threshold voltage. The second voltage indicates a magnitude of the first voltage. The control circuit is further configured to: if the second voltage is larger than the threshold voltage, generate the control signal at a first logic level; and if the second voltage is smaller than the threshold voltage, generate the control signal at a second logic level. The current regulation circuit is configured to: receive the control signal from the control circuit; allow a current to flow through the one or more light emitting diodes if the control signal is at the first logic level, the current being larger than zero in magnitude; and not allow the current to flow through the one or more light emitting diodes if the control signal is at the second logic level.

(16) According to some embodiments, a system for controlling one or more light emitting diodes includes a current regulation circuit configured to receive a rectified voltage and coupled to an anode of one or more light emitting diodes. The one or more light emitting diodes include the anode and a cathode. Additionally, the system includes a control circuit configured to receive the rectified voltage. The control circuit is configured to: compare an input voltage and a threshold voltage, the input voltage indicating a magnitude of the rectified voltage; and generate a control signal based at least in part on the input voltage and the threshold voltage. The control circuit is further configured to: if the input voltage is larger than the threshold voltage, generate the control signal at a first logic level; and if the input voltage is smaller than the threshold voltage, generate the control signal at a second logic level. The current regulation circuit is configured to: receive the control signal from the control circuit; allow a current to flow through the one or more light emitting diodes if the control signal is at the first logic level, the current being larger than zero in magnitude; and not allow the current to flow through the one or more light emitting diodes if the control signal is at the second logic level.

(17) According to certain embodiments, a method for controlling one or more light emitting diodes includes: receiving a first voltage from a cathode of one or more light emitting diodes by a control circuit coupled to the cathode of the one or more light emitting diodes, the one or more light emitting diodes including the cathode and an anode configured to receive a rectified voltage; comparing a second voltage and a threshold voltage, the second voltage indicating a magnitude of the first voltage; generating a control signal at a first logic level if the second voltage is larger than the threshold voltage; generating the control signal at a second logic level if the second voltage is smaller than the threshold voltage; receiving the control signal from the control circuit by a current regulation circuit coupled to the cathode of one or more light emitting diodes; allowing a current to flow through the one or more light emitting diodes if the control signal is at the first logic level, the current being larger than zero in magnitude; and not allowing the current to flow through the one or more light emitting diodes if the control signal is at the second logic level.

(18) According to some embodiments, a method for controlling one or more light emitting diodes includes: receiving a rectified voltage by a control circuit; comparing an input voltage and a threshold voltage, the input voltage indicating a magnitude of the rectified voltage; if the input voltage is larger than the threshold voltage, generating a control signal at a first logic level; if the input voltage is smaller than the threshold voltage, generating the control signal at a second logic level; receiving the control signal from the control circuit by a current regulation circuit configured to receive the rectified voltage and coupled to an anode of one or more light emitting diodes, the one or more light emitting diodes including the anode and a cathode; allowing a current to flow through the one or more light emitting diodes if the control signal is at the first logic level, the current being larger than zero in magnitude; and not allowing the current to flow through the one or more light emitting diodes if the control signal is at the second logic level.

(19) Depending upon embodiment, one or more benefits may be achieved. These benefits and

various additional objects, features and advantages of the present invention can be fully appreciated with reference to the detailed description and accompanying drawings that follow.

Description

4. BRIEF DESCRIPTION OF THE DRAWINGS

(1) FIG. 1 is an exemplary circuit diagram showing a conventional linear constant current LED lighting system with a Triode for Alternating Current (TRIAC) dimmer.

(2) FIG. 2 shows simplified conventional timing diagrams for the LED lighting system as shown in FIG. 1.

(3) FIG. 3 is a simplified circuit diagram showing an LED lighting system with a TRIAC dimmer according to some embodiments of the present invention.

(4) FIG. 4 shows simplified timing diagrams for controlling the LED lighting system 400 as shown in FIG. 3 according to some embodiments of the present invention.

(5) FIG. 5 is a simplified circuit diagram showing an LED lighting system with a TRIAC dimmer according to certain embodiments of the present invention.

(6) Depending upon embodiment, one or more benefits may be achieved. These benefits and various additional objects, features and advantages of the present invention can be fully appreciated with reference to the detailed description and accompanying drawings that follow.

5. DETAILED DESCRIPTION OF THE INVENTION

(7) Certain embodiments of the present invention are directed to circuits. More particularly, some embodiments of the invention provide lighting systems and methods with Triode for Alternating Current (TRIAC) dimmers. Merely by way of example, some embodiments of the invention have been applied to light emitting diodes (LEDs). But it would be recognized that the invention has a much broader range of applicability.

(8) FIG. 3 is a simplified circuit diagram showing an LED lighting system with a TRIAC dimmer according to some embodiments of the present invention. This diagram is merely an example, which should not unduly limit the scope of the claims. One of ordinary skill in the art would recognize many variations, alternatives, and modifications. As shown in FIG. 3, the LED lighting system 400 includes a line (L) terminal and a neutral (N) terminal, and the system 400 also includes a TRIAC dimmer 390, a full-wave rectifying bridge 392 (e.g., a full-wave rectifying bridge BD1), a fuse 394, and a system controller 300. In some examples, the system controller 300 includes a constant current circuit 310 and a control circuit 320 (e.g., an enablement control circuit). For example, the system controller 300 is located on a chip. As an example, the constant current circuit 310 includes an amplifier 330 (e.g., an error amplifier U1), a transistor 332 (e.g., a transistor M1 for power regulation), and a resistor 334 (e.g., a sensing resistor R1). For example, the control circuit 320 includes a resistor 340 (e.g., a resistor R2), a resistor 342 (e.g., a resistor R3), a comparator 344 (e.g., a comparator U2), and a switch 346 (e.g., a switch SW1). In certain examples, the LED lighting system 400 provides a current 305 (e.g., an LED current $I_{sub.led}$) that flows through one or more LEDs 490, the transistor 332 (e.g., the transistor M1 for power regulation), and the resistor 334 (e.g., the sensing resistor R1). For example, one or more LEDs 490 include multiple LEDs connected in series. Although the above has been shown using a selected group of components for the LED lighting system, there can be many alternatives, modifications, and variations. For example, some of the components may be expanded and/or combined. Other components may be inserted to those noted above. Depending upon the embodiment, the arrangement of components may be interchanged with others replaced. Further details of these components are found throughout the present specification.

(9) In certain embodiments, an AC input voltage (e.g., VAC) is received by the TRIAC dimmer 390 and also rectified (e.g., by the full-wave rectifying bridge 392) to generate a rectified voltage 301

(e.g., a rectified voltage V.sub.bulk). For example, the full-wave rectifying bridge **392** is coupled to the TRIAC dimmer **390** through the fuse **394**. As an example, the rectified voltage **301** does not fall below the ground voltage of the system (e.g., zero volt). In some embodiments, the transistor **332** (e.g., the transistor M1 for power regulation) includes a source terminal **350**, a gate terminal **352** and a drain terminal **354**, the amplifier **330** (e.g., the error amplifier U1) includes input terminals **356** and **358** and an output terminal **360**, and the resistor **334** (e.g., the sensing resistor R1) includes terminals **362** and **364**. For example, the source terminal **350** of the transistor **332** is connected to the terminal **362** of the resistor **334**, the gate terminal **352** of the transistor **332** is connected to the output terminal **360** of the amplifier **330**, and the drain terminal **354** of the transistor **332** is connected to a cathode of the one or more LEDs **490**. As an example, an anode of the one or more LEDs **490** receives the rectified voltage **301** (e.g., a rectified voltage V.sub.bulk), and the terminal **364** of the resistor **334** is biased to the ground voltage of the system (e.g., zero volt).

(10) According to certain embodiments, the resistor **340** (e.g., the resistor R2) includes terminals **366** and **368**, the resistor **342** (e.g., the resistor R3) includes terminals **370** and **372**, and the comparator **344** (e.g., the comparator U2) includes an input terminal **374** (e.g., a non-inverting terminal), an input terminal **376** (e.g., an inverting terminal), and an output terminal **378**. For example, the terminal **366** of the resistor **340** is connected to the drain terminal **354** of the transistor **332**, and the terminal **372** of the resistor **342** is biased to the ground voltage of the system (e.g., zero volt). As an example, the terminal **368** of the resistor **340** and the terminal **370** of the resistor **342** are connected at a node **380** (e.g., a node DS), and the node **380** (e.g., the node DS) is connected to the input terminal **374** of the comparator **344**. For example, the input terminal **374** of the comparator **344** is configured to detect a change of a voltage **333** of the drain terminal **354** of the transistor **332**.

(11) According to some embodiments, the input terminal **374** (e.g., the positive terminal) of the comparator **344** receives a voltage **375** of the node **380** (e.g., the node DS), which is connected to the terminal **368** of the resistor **340** and the terminal **370** of the resistor **342**. For example, the voltage **375** is directly proportional to the voltage **333** of the drain terminal **354** of the transistor **332**. As an example, the input terminal **376** (e.g., the negative terminal) of the comparator **344** receives a threshold voltage **377** (e.g., a threshold voltage V.sub.th).

(12) In certain embodiments, the comparator **344** compares the voltage **375** and the threshold voltage **377** and generates a control signal **379** (e.g., a control signal en). For example, if the voltage **375** is larger than the threshold voltage **377**, the control signal **379** is at a logic high level. As an example, if the voltage **375** is smaller than the threshold voltage **377**, the control signal **379** is at a logic low level. In some embodiments, the comparator **344** outputs the control signal **379** at the output terminal **378**, and sends the control signal **379** to the switch **346** (e.g., the switch SW1) of the constant current circuit **310**.

(13) In some embodiments, the switch **346** includes terminals **382** and **384**. For example, the terminal **382** is connected to the output terminal **360** of the amplifier **330**, and the terminal **384** is biased to the ground voltage of the system (e.g., zero volt). As an example, the switch **346** receives the control signal **379**. In certain examples, if the control signal **379** is at the logic high level, the switch **346** is open. For example, if the switch **346** is open, the constant current circuit **310** is enabled. As an example, if the switch **346** is open, a voltage **303** (e.g., a voltage Gate) of the gate terminal **352** of the transistor **332** is generated by the amplifier **330** (e.g., the error amplifier U1). In some examples, if the control signal **379** is at the logic low level, the switch **346** is closed. As an example, if the switch **346** is closed, the constant current circuit **310** is disabled. For example, if the switch **346** is closed, the voltage **303** of the gate terminal **352** of the transistor **332** is biased to the ground voltage of the system (e.g., zero volt).

(14) According to some embodiments, if the voltage **375** is smaller than the threshold voltage **377**, the constant current circuit **310** is disabled by the control signal **379**. For example, if the voltage **375** is smaller than the threshold voltage **377**, the voltage **333** of the drain terminal **354** of the

transistor 332 is too low for the LED lighting system 400 to provide a constant current to the one or more LEDs 490. As an example, if the constant current circuit 310 is disabled, the current 305 (e.g., the LED current $I_{sub.led}$) that flows through the one or more LEDs 490 is equal to zero in magnitude. For example, if the voltage 375 is smaller than the threshold voltage 377, the constant current circuit 310 does not allow the current 305 (e.g., the LED current $I_{sub.led}$) with a magnitude larger than zero to flow through the one or more LEDs 490.

(15) According to certain embodiments, if the voltage 375 is larger than the threshold voltage 377, the constant current circuit 310 is enabled by the control signal 379. As an example, if the voltage 375 is larger than the threshold voltage 377, the voltage 333 of the drain terminal 354 of the transistor 332 is high enough for the LED lighting system 400 to provide a constant current to the one or more LEDs 490. For example, if the voltage 375 is larger than the threshold voltage 377, the voltage 333 of the drain terminal 354 of the transistor 332 is higher than the minimum voltage value that is needed for the LED lighting system 400 to provide a constant current to the one or more LEDs 490. As an example, if the constant current circuit 310 is enabled, the current 305 that flows through the one or more LEDs 490 is equal to a constant that is larger than zero in magnitude. For example, if the voltage 375 is larger than the threshold voltage 377, the constant current circuit 310 allows the current 305 (e.g., the LED current $I_{sub.led}$) with a magnitude larger than zero to flow through the one or more LEDs 490.

(16) As shown in FIG. 3, the amplifier 330 includes the input terminal 356 (e.g., a non-inverting terminal), the input terminal 358 (e.g., an inverting terminal), and the output terminal 360, according to one embodiment. In some examples, the input terminal 356 (e.g., the positive terminal) receives a reference voltage 357 (e.g., a reference voltage $V_{sub.ref}$). In certain examples, the input terminal 358 (e.g., the negative terminal) is connected to the source terminal 350 of the transistor 332 and the terminal 362 of the resistor 334, and receives a voltage 359 (e.g., a voltage $V_{sub.sense}$). For example, the terminal 364 of the resistor 334 is biased to the ground voltage of the system (e.g., zero volt), and the voltage 359 at the terminal 362 of the resistor 334 corresponds to the current 305 that flows through the one or more LEDs 490. As an example, if the switch 346 is open, the amplifier 330 (e.g., the error amplifier U1) generates the voltage 303 based at least in part on the reference voltage 357 (e.g., the reference voltage $V_{sub.ref}$) and the voltage 359 (e.g., the voltage $V_{sub.sense}$), and outputs the voltage 303 at the output terminal 360. For example, the voltage 303 is received by the gate terminal 352 of the transistor 332.

(17) In some embodiments, after the constant current circuit 310 becomes enabled by the control signal 379, the voltage 303 of the gate terminal 352 generated by the amplifier 330 (e.g., the error amplifier U1) slowly increases from the ground voltage of the system (e.g., zero volt) to a desired voltage value, and the current 305 that flows through the one or more LEDs 490 also slowly increases from zero to a desired current value. For example, the voltage 303 slowly increases from the ground voltage of the system (e.g., zero volt) to the desired voltage value without overshoot and/or oscillation. As an example, the current 305 slowly increases from zero to the desired current value without overshoot and/or oscillation.

(18) In certain embodiments, as shown in FIG. 3, the transistor 332 (e.g., the transistor M1 for power regulation) is a field effect transistor (e.g., a metal-oxide-semiconductor field effect transistor (MOSFET)). For example, the transistor 332 is an insulated gate bipolar transistor (IGBT). As an example, the transistor 332 is a bipolar junction transistor. In some examples, the system controller 300 includes more components or less components. In certain examples, the value of the reference voltage 357 (e.g., the reference voltage $V_{sub.ref}$) and/or the value of the threshold voltage 377 (e.g., the threshold voltage $V_{sub.th}$) can be set as desired by those skilled in the art.

(19) FIG. 4 shows simplified timing diagrams for controlling the LED lighting system 400 as shown in FIG. 3 according to some embodiments of the present invention. These diagrams are merely examples, which should not unduly limit the scope of the claims. One of ordinary skill in

the art would recognize many variations, alternatives, and modifications. The waveform **410** represents the rectified voltage $V_{\text{sub.bulk}}$ (e.g., the rectified voltage **301**) as a function of time, the waveform **420** represents the voltage **375** of the node DS (e.g., the node **380**) as a function of time, the waveform **430** represents the control signal en (e.g., the control signal **379**) as a function of time, the waveform **440** represents the voltage Gate (e.g., the voltage **303**) as a function of time, and the waveform **430** represents the LED current $I_{\text{sub.led}}$ (e.g., the current **305**) as a function of time. According to some embodiments, the time period from time $t_{\text{sub.11}}$ to time $t_{\text{sub.15}}$ represents a half cycle of the AC input voltage (e.g., VAC). For example, the time period from time $t_{\text{sub.11}}$ to time $t_{\text{sub.15}}$ is equal to half a period of the AC input voltage (e.g., VAC).

(20) According to certain embodiments, after the system **400** is powered on, the AC input voltage (e.g., VAC) is received by the TRIAC dimmer **390** and subjected to a full-wave rectification process performed by the full-wave rectifying bridge **392** (e.g., the full-wave rectifying bridge BD1) to generate the rectified voltage **301** (e.g., the rectified voltage $V_{\text{sub.bulk}}$). According to some embodiments, at time $t_{\text{sub.11}}$, the TRIAC dimmer **390** enters an on cycle, during which, the TRIAC dimmer **390** does not clip the AC input voltage (e.g., VAC). For example, at time $t_{\text{sub.11}}$, the rectified voltage **301** (e.g., the rectified voltage $V_{\text{sub.bulk}}$) increases rapidly as shown by the waveform **410**.

(21) In some examples, if the rectified voltage **301** (e.g., the rectified voltage $V_{\text{sub.bulk}}$) becomes larger than a magnitude that is needed to provide a minimum forward operating voltage to the one or more LEDs **490**, the rectified voltage **301** (e.g., the rectified voltage $V_{\text{sub.bulk}}$) causes the voltage **333** of the drain terminal **354** of the transistor **332** to increase. In certain examples, the voltage **333** is received by a voltage divider including the resistor **340** (e.g., the resistor R2) and the resistor **342** (e.g., the resistor R3), and the voltage divider generates the voltage **375**. As an example, if the voltage **333** of the drain terminal **354** of the transistor **332** increases, the voltage **375** of the node **380** (e.g., the node DS) also increases.

(22) According to certain embodiments, at time $t_{\text{sub.11}}$, the TRIAC dimmer **390** stops clipping the AC input voltage (e.g., VAC), and the voltage **375** of the node **380** (e.g., the node DS) starts to increase but remains smaller than the threshold voltage **377** (e.g., the threshold voltage $V_{\text{sub.th}}$) as shown by the waveform **420**. For example, at time $t_{\text{sub.11}}$, the voltage **375** remains smaller than the threshold voltage **377** as shown by the waveform **420**, the control signal **379** (e.g., the control signal en) remains at the logic low level as shown by the waveform **430**, and the voltage **303** (e.g., the voltage Gate) of the gate terminal **352** of the transistor **332** remains biased to the ground voltage of the system (e.g., zero volt) as shown by the waveform **440**. As an example, at time $t_{\text{sub.11}}$, the constant current circuit **310** remains disabled by the control signal **379**, and the current **305** (e.g., the LED current $I_{\text{sub.led}}$) remains equal to zero in magnitude as shown by the waveform **450**.

(23) According to some embodiments, from time $t_{\text{sub.11}}$ to time $t_{\text{sub.12}}$, the voltage **375** of the node **380** (e.g., the node DS) increases but remains smaller than the threshold voltage **377** (e.g., the threshold voltage $V_{\text{sub.th}}$) as shown by the waveform **420**. For example, from time $t_{\text{sub.11}}$ to time $t_{\text{sub.12}}$, the voltage **375** remains smaller than the threshold voltage **377** as shown by the waveform **420**, the control signal **379** (e.g., the control signal en) remains at the logic low level as shown by the waveform **430**, and the voltage **303** (e.g., the voltage Gate) of the gate terminal **352** of the transistor **332** remains biased to the ground voltage of the system (e.g., zero volt) as shown by the waveform **440**. As an example, from time $t_{\text{sub.11}}$ to time $t_{\text{sub.12}}$, the constant current circuit **310** remains disabled by the control signal **379**, and the current **305** (e.g., the LED current $I_{\text{sub.led}}$) remains equal to zero in magnitude as shown by the waveform **450**.

(24) According to certain embodiments, at time $t_{\text{sub.12}}$, the voltage **375** of the node **380** (e.g., the node DS) becomes larger than the threshold voltage **377** (e.g., the threshold voltage $V_{\text{sub.th}}$) as shown by the waveform **420**. For example, at time $t_{\text{sub.12}}$, the voltage **375** becomes larger than the threshold voltage **377** as shown by the waveform **420**, the control signal **379** (e.g., the control

signal en) changes from the logic low level to the logic high level as shown by the waveform **430**, and the voltage **303** (e.g., the voltage Gate) of the gate terminal **352** of the transistor **332** starts to increase from the ground voltage of the system (e.g., zero volt) as shown by the waveform **440**. As an example, at time t.sub.12, the constant current circuit **310** becomes enabled by the control signal **379**, and the current **305** (e.g., the LED current I.sub.led) starts to increase from zero in magnitude as shown by the waveform **450**.

(25) According to some embodiments, from time t.sub.12 to time t.sub.13, the voltage **375** of the node **380** (e.g., the node DS) remains larger than the threshold voltage **377** (e.g., the threshold voltage V.sub.th) as shown by the waveform **420**. In certain examples, from time t.sub.12 to time t.sub.13, the voltage **375** remains larger than the threshold voltage **377** as shown by the waveform **420**, the control signal **379** (e.g., the control signal en) remains at the logic high level as shown by the waveform **430**, and the voltage **303** (e.g., the voltage Gate) of the gate terminal **352** of the transistor **332** increases from the ground voltage of the system (e.g., zero volt) to a voltage level V.sub.11, as shown by the waveform **440**. For example, the voltage level V.sub.11 is higher than a threshold voltage of the gate terminal for turning on the transistor **332** (e.g., the transistor M1 for power regulation). In some examples, from time t.sub.12 to time t.sub.13, the constant current circuit **310** remains enabled by the control signal **379**, and the current **305** (e.g., the LED current I.sub.led) increases from zero to a current level I.sub.11 as shown by the waveform **450**. As an example, the current level I.sub.11 is a predetermined magnitude.

(26) According to certain embodiments, at time t.sub.13, the voltage **375** of the node **380** (e.g., the node DS) remains larger than the threshold voltage **377** (e.g., the threshold voltage V.sub.th) as shown by the waveform **420**. In certain examples, at time t.sub.13, the voltage **375** remains larger than the threshold voltage **377** as shown by the waveform **420**, the control signal **379** (e.g., the control signal en) remains at the logic high level as shown by the waveform **430**, and the voltage **303** (e.g., the voltage Gate) of the gate terminal **352** of the transistor **332** reaches the voltage level V.sub.11, as shown by the waveform **440**. In some examples, at time t.sub.13, the constant current circuit **310** remains enabled by the control signal **379**, and the current **305** (e.g., the LED current I.sub.led) reaches the current level I.sub.11 as shown by the waveform **450**.

(27) According to some embodiments, from time t.sub.13 to time t.sub.14, the voltage **375** of the node **380** (e.g., the node DS) remains larger than the threshold voltage **377** (e.g., the threshold voltage V.sub.th) as shown by the waveform **420**. In certain examples, from time t.sub.13 to time t.sub.14, the voltage **375** remains larger than the threshold voltage **377** as shown by the waveform **420**, the control signal **379** (e.g., the control signal en) remains at the logic high level as shown by the waveform **430**, and the voltage **303** (e.g., the voltage Gate) of the gate terminal **352** of the transistor **332** remains constant at the voltage level V.sub.11, as shown by the waveform **440**. In some examples, from time t.sub.13 to time t.sub.14, the constant current circuit **310** remains enabled by the control signal **379**, and the current **305** (e.g., the LED current I.sub.led) remains constant at the current level I.sub.11 as shown by the waveform **450**.

(28) According to certain embodiments, at time t.sub.14, the voltage **375** of the node **380** (e.g., the node DS) becomes smaller than the threshold voltage **377** (e.g., the threshold voltage V.sub.th) as shown by the waveform **420**. For example, at time t.sub.14, the voltage **375** becomes smaller than the threshold voltage **377** as shown by the waveform **420**, the control signal **379** (e.g., the control signal en) changes from the logic high level to the logic low level as shown by the waveform **430**, and the voltage **303** (e.g., the voltage Gate) of the gate terminal **352** of the transistor **332** decreases from the voltage level V.sub.11 to the ground voltage of the system (e.g., zero volt) as shown by the waveform **440**. As an example, at time t.sub.14, the constant current circuit **310** becomes disabled by the control signal **379**, and the current **305** (e.g., the LED current I.sub.led) decreases from the current level I.sub.11 to zero as shown by the waveform **450**.

(29) According to some embodiments, from time t.sub.14 to time t.sub.15, the voltage **375** of the node **380** (e.g., the node DS) remains smaller than the threshold voltage **377** (e.g., the threshold

voltage $V_{sub.th}$) as shown by the waveform **420**. For example, from time $t_{sub.14}$ to time $t_{sub.15}$, the voltage **375** remains smaller than the threshold voltage **377** as shown by the waveform **420**, the control signal **379** (e.g., the control signal en) remains at the logic low level as shown by the waveform **430**, and the voltage **303** (e.g., the voltage $Gate$) of the gate terminal **352** of the transistor **332** remains at the ground voltage of the system (e.g., zero volt) as shown by the waveform **440**. As an example, from time $t_{sub.14}$ to time $t_{sub.15}$, the constant current circuit **310** remains disabled by the control signal **379**, and the current **305** (e.g., the LED current $I_{sub.led}$) remains at zero as shown by the waveform **450**.

(30) FIG. 5 is a simplified circuit diagram showing an LED lighting system with a TRIAC dimmer according to certain embodiments of the present invention. This diagram is merely an example, which should not unduly limit the scope of the claims. One of ordinary skill in the art would recognize many variations, alternatives, and modifications. As shown in FIG. 5, the LED lighting system **600** includes a line (L) terminal and a neutral (N) terminal, and the system **600** also includes a TRIAC dimmer **590**, a full-wave rectifying bridge **592** (e.g., a full-wave rectifying bridge $BD1$), a fuse **594**, and a system controller **500**. In some examples, the system controller **500** includes a constant current circuit **510** and a control circuit **520** (e.g., an enablement control circuit). For example, the system controller **500** is located on a chip. As an example, the constant current circuit **510** includes an amplifier **530** (e.g., an error amplifier $U1$), a transistor **532** (e.g., a transistor $M1$ for power regulation), and a resistor **534** (e.g., a sensing resistor $R1$). For example, the control circuit **520** includes a resistor **540** (e.g., a resistor $R2$), a resistor **542** (e.g., a resistor $R3$), a comparator **544** (e.g., a comparator $U2$), and a switch **546** (e.g., a switch $SW1$). In certain examples, the LED lighting system **400** provides a current **505** (e.g., an LED current $I_{sub.led}$) that flows through the transistor **332** (e.g., the transistor $M1$ for power regulation), the resistor **334** (e.g., the sensing resistor $R1$), and one or more LEDs **690**. For example, one or more LEDs **690** include multiple LEDs connected in series. Although the above has been shown using a selected group of components for the LED lighting system, there can be many alternatives, modifications, and variations. For example, some of the components may be expanded and/or combined. Other components may be inserted to those noted above. Depending upon the embodiment, the arrangement of components may be interchanged with others replaced. Further details of these components are found throughout the present specification.

(31) In certain embodiments, an AC input voltage (e.g., VAC) is received by the TRIAC dimmer **590** and also rectified (e.g., by the full-wave rectifying bridge **592**) to generate a rectified voltage **501** (e.g., a rectified voltage $V_{sub.bulk}$). For example, the full-wave rectifying bridge **592** is coupled to the TRIAC dimmer **590** through the fuse **594**. As an example, the rectified voltage **501** does not fall below the ground voltage of the system (e.g., zero volt). In some embodiments, the transistor **532** (e.g., the transistor $M1$ for power regulation) includes a source terminal **550**, a gate terminal **552** and a drain terminal **554**, the amplifier **530** (e.g., the error amplifier $U1$) includes input terminals **556** and **558** and an output terminal **560**, and the resistor **534** (e.g., the sensing resistor $R1$) includes terminals **562** and **564**. For example, the source terminal **550** of the transistor **532** is connected to the terminal **562** of the resistor **534**, the gate terminal **552** of the transistor **532** is connected to the output terminal **560** of the amplifier **530**, and the drain terminal **554** of the transistor **532** receives a rectified voltage **501** (e.g., a rectified voltage $V_{sub.bulk}$). As an example, the terminal **564** of the resistor **534** is connected to an anode of the one or more LEDs **690**, and a cathode of the one or more LEDs **690** is biased to the ground voltage of the system (e.g., zero volt). For example, the terminal **564** of the resistor **534** and the anode of the one or more LEDs **690** are biased to the ground voltage of the chip (e.g., the floating ground). As an example, the ground voltage of the chip (e.g., the floating ground) is different from the ground voltage of the system (e.g., zero volt).

(32) According to certain embodiments, the resistor **540** (e.g., the resistor $R2$) includes terminals **566** and **568**, the resistor **542** (e.g., the resistor $R3$) includes terminals **570** and **572**, and the

comparator **544** (e.g., the comparator U2) includes an input terminal **574** (e.g., a non-inverting terminal), an input terminal **576** (e.g., an inverting terminal), and an output terminal **578**. In some examples, the terminal **566** of the resistor **540** is connected to the drain terminal **554** of the transistor **532**, and the terminal **572** of the resistor **542** is biased to a ground voltage of the chip (e.g., a floating ground). For example, the ground voltage of the chip (e.g., the floating ground) is different from the ground voltage of the system (e.g., zero volt). As an example, the terminal **568** of the resistor **540** and the terminal **570** of the resistor **542** are connected at a node **580** (e.g., a node DS), and the node **580** (e.g., the node DS) is connected to the input terminal **574** of the comparator **544**. For example, the input terminal **574** of the comparator **544** is configured to detect a change of a voltage **533** of the drain terminal **554** of the transistor **532**. As an example, the voltage **533** of the drain terminal **554** of the transistor **532** is equal to the rectified voltage **501** (e.g., the rectified voltage $V_{sub.bulk}$).

(33) According to some embodiments, the input terminal **574** (e.g., the positive terminal) of the comparator **544** receives a voltage **575** of the node **580** (e.g., the node DS), which is connected to the terminal **568** of the resistor **540** and the terminal **570** of the resistor **542**. For example, the voltage **575** is directly proportional to the voltage **533** of the drain terminal **554** of the transistor **532**. As an example, the input terminal **576** (e.g., the negative terminal) of the comparator **544** receives a threshold voltage **577** (e.g., a threshold voltage $V_{sub.th}$).

(34) In certain embodiments, the comparator **544** compares the voltage **575** and the threshold voltage **577** and generates a control signal **579** (e.g., a control signal en). For example, if the voltage **575** is larger than the threshold voltage **577**, the control signal **579** is at a logic high level. As an example, if the voltage **575** is smaller than the threshold voltage **577**, the control signal **579** is at a logic low level. In some embodiments, the comparator **544** outputs the control signal **579** at the output terminal **578**, and sends the control signal **579** to the switch **546** (e.g., the switch SW1) of the constant current circuit **510**.

(35) In some embodiments, the switch **546** includes terminals **582** and **584**. For example, the terminal **582** is connected to the output terminal **560** of the amplifier **530**, and the terminal **584** is biased to the ground voltage of the chip (e.g., the floating ground). For example, the ground voltage of the chip (e.g., the floating ground) is different from the ground voltage of the system (e.g., zero volt). As an example, the switch **546** receives the control signal **579**. In certain examples, if the control signal **579** is at the logic high level, the switch **546** is open. For example, if the switch **546** is open, the constant current circuit **510** is enabled. As an example, if the switch **546** is open, a voltage **503** (e.g., a voltage Gate) of the gate terminal **552** of the transistor **532** is generated by the amplifier **530** (e.g., the error amplifier U1). In some examples, if the control signal **579** is at the logic low level, the switch **546** is closed. As an example, if the switch **546** is closed, the constant current circuit **510** is disabled. For example, if the switch **546** is closed, the voltage **503** of the gate terminal **552** of the transistor **532** is biased to the ground voltage of the chip (e.g., the floating ground). As an example, the ground voltage of the chip (e.g., the floating ground) is different from the ground voltage of the system (e.g., zero volt).

(36) According to some embodiments, if the voltage **575** is smaller than the threshold voltage **577**, the constant current circuit **510** is disabled by the control signal **579**. For example, if the voltage **575** is smaller than the threshold voltage **577**, the voltage **533** of the drain terminal **554** of the transistor **532** is too low for the LED lighting system **600** to provide a constant current to the one or more LEDs **690**. As an example, if the constant current circuit **510** is disabled, the current **505** (e.g., the LED current $I_{sub.led}$) that flows through the one or more LEDs **690** is equal to zero in magnitude. For example, if the voltage **575** is smaller than the threshold voltage **577**, the constant current circuit **510** does not allow the current **505** (e.g., the LED current $I_{sub.led}$) with a magnitude larger than zero to flow through the one or more LEDs **690**.

(37) According to certain embodiments, if the voltage **575** is larger than the threshold voltage **577**, the constant current circuit **510** is enabled by the control signal **579**. As an example, if the voltage

575 is larger than the threshold voltage 577, the voltage 533 of the drain terminal 554 of the transistor 532 is high enough for the LED lighting system 600 to provide a constant current to the one or more LEDs 690. For example, if the voltage 575 is larger than the threshold voltage 577, the voltage 533 of the drain terminal 554 of the transistor 532 is higher than the minimum voltage value that is needed for the LED lighting system 600 to provide a constant current to the one or more LEDs 690. As an example, if the constant current circuit 510 is enabled, the current 505 that flows through the one or more LEDs 690 is equal to a constant that is larger than zero in magnitude. For example, if the voltage 575 is larger than the threshold voltage 577, the constant current circuit 510 allows the current 505 (e.g., the LED current $I_{sub.led}$) with a magnitude larger than zero to flow through the one or more LEDs 690.

(38) As shown in FIG. 5, the amplifier 530 includes the input terminal 556 (e.g., a non-inverting terminal), the input terminal 558 (e.g., an inverting terminal), and the output terminal 560, according to one embodiment. In some examples, the input terminal 556 (e.g., the positive terminal) receives a reference voltage 557 (e.g., a reference voltage $V_{sub.ref}$). In certain examples, the input terminal 558 (e.g., the negative terminal) is connected to the source terminal 550 of the transistor 532 and the terminal 562 of the resistor 534, and receives a voltage 559 (e.g., a voltage $V_{sub.sense}$). For example, the terminal 564 of the resistor 534 is connected to the anode of the one or more LEDs 690, and the voltage 559 at the terminal 562 of the resistor 534 corresponds to the current 505 that flows through the one or more LEDs 690. As an example, if the switch 546 is open, the amplifier 530 (e.g., the error amplifier U1) generates the voltage 503 based at least in part on the reference voltage 557 (e.g., the reference voltage $V_{sub.ref}$) and the voltage 559 (e.g., the voltage $V_{sub.sense}$), and outputs the voltage 503 at the output terminal 560. For example, the voltage 503 is received by the gate terminal 552 of the transistor 532.

(39) In some embodiments, after the constant current circuit 510 becomes enabled by the control signal 579, the voltage 503 of the gate terminal 552 generated by the amplifier 530 (e.g., the error amplifier U1) slowly increases from the ground voltage of the chip (e.g., the floating ground) to a desired voltage value, and the current 505 that flows through the one or more LEDs 690 also slowly increases from zero to a desired current value. For example, the voltage 503 slowly increases from the ground voltage of the chip (e.g., the floating ground) to the desired voltage value without overshoot and/or oscillation. As an example, the current 505 slowly increases from zero to the desired current value without overshoot and/or oscillation.

(40) In certain embodiments, as shown in FIG. 5, the transistor 532 (e.g., the transistor M1 for power regulation) is a field effect transistor (e.g., a metal-oxide-semiconductor field effect transistor (MOSFET)). For example, the transistor 532 is an insulated gate bipolar transistor (IGBT). As an example, the transistor 532 is a bipolar junction transistor. In some examples, the system controller 600 includes more components or less components. In certain examples, the value of the reference voltage 557 (e.g., the reference voltage $V_{sub.ref}$) and/or the value of the threshold voltage 577 (e.g., the threshold voltage $V_{sub.th}$) can be set as desired by those skilled in the art.

(41) According to certain embodiments, at time $t_{sub.21}$, the TRIAC dimmer 590 stops clipping the AC input voltage (e.g., VAC), and the voltage 575 of the node 580 (e.g., the node DS) starts to increase but remains smaller than the threshold voltage 577 (e.g., the threshold voltage $V_{sub.th}$). For example, at time $t_{sub.21}$, the voltage 575 remains smaller than the threshold voltage 577, the control signal 579 (e.g., the control signal en) remains at the logic low level, and the voltage 503 (e.g., the voltage Gate) of the gate terminal 552 of the transistor 532 remains biased to the ground voltage of the chip (e.g., the floating ground). As an example, at time $t_{sub.21}$, the constant current circuit 510 remains disabled by the control signal 579, and the current 505 (e.g., the LED current $I_{sub.led}$) remains equal to zero in magnitude.

(42) According to some embodiments, from time $t_{sub.21}$ to time $t_{sub.22}$, the voltage 575 of the node 580 (e.g., the node DS) increases but remains smaller than the threshold voltage 577 (e.g., the

threshold voltage $V_{sub.th}$). For example, from time $t_{sub.21}$ to time $t_{sub.22}$, the voltage **575** remains smaller than the threshold voltage **577**, the control signal **579** (e.g., the control signal **en**) remains at the logic low level, and the voltage **503** (e.g., the voltage **Gate**) of the gate terminal **552** of the transistor **532** remains biased to the ground voltage of the chip (e.g., the floating ground). As an example, from time $t_{sub.21}$ to time $t_{sub.22}$, the constant current circuit **510** remains disabled by the control signal **579**, and the current **505** (e.g., the LED current $I_{sub.led}$) remains equal to zero in magnitude.

(43) According to certain embodiments, at time $t_{sub.22}$, the voltage **575** of the node **580** (e.g., the node **DS**) becomes larger than the threshold voltage **577** (e.g., the threshold voltage $V_{sub.th}$). For example, at time $t_{sub.22}$, the voltage **575** becomes larger than the threshold voltage **577**, the control signal **579** (e.g., the control signal **en**) changes from the logic low level to the logic high level, and the voltage **503** (e.g., the voltage **Gate**) of the gate terminal **552** of the transistor **532** starts to increase from the ground voltage of the chip (e.g., the floating ground). As an example, at time $t_{sub.22}$, the constant current circuit **510** becomes enabled by the control signal **579**, and the current **505** (e.g., the LED current $I_{sub.led}$) starts to increase from zero in magnitude.

(44) According to some embodiments, from time $t_{sub.22}$ to time $t_{sub.23}$, the voltage **575** of the node **580** (e.g., the node **DS**) remains larger than the threshold voltage **577** (e.g., the threshold voltage $V_{sub.th}$). In certain examples, from time $t_{sub.22}$ to time $t_{sub.23}$, the voltage **575** remains larger than the threshold voltage **577**, the control signal **579** (e.g., the control signal **en**) remains at the logic high level, and the voltage **503** (e.g., the voltage **Gate**) of the gate terminal **552** of the transistor **532** increases from the ground voltage of the chip (e.g., the floating ground) to a voltage level $V_{sub.21}$. For example, the voltage level $V_{sub.21}$ is higher than a threshold voltage of the gate terminal for turning on the transistor **532** (e.g., the transistor **M1** for power regulation). In some examples, from time $t_{sub.22}$ to time $t_{sub.23}$, the constant current circuit **510** remains enabled by the control signal **579**, and the current **505** (e.g., the LED current $I_{sub.led}$) increases from zero to a current level **121**. As an example, the current level **121** is a predetermined magnitude.

(45) According to certain embodiments, at time $t_{sub.23}$, the voltage **575** of the node **580** (e.g., the node **DS**) remains larger than the threshold voltage **577** (e.g., the threshold voltage $V_{sub.th}$). In certain examples, at time $t_{sub.23}$, the voltage **575** remains larger than the threshold voltage **577**, the control signal **579** (e.g., the control signal **en**) remains at the logic high level, and the voltage **503** (e.g., the voltage **Gate**) of the gate terminal **552** of the transistor **532** reaches the voltage level $V_{sub.21}$. In some examples, at time $t_{sub.23}$, the constant current circuit **510** remains enabled by the control signal **579**, and the current **505** (e.g., the LED current $I_{sub.led}$) reaches the current level **121**.

(46) According to some embodiments, from time $t_{sub.23}$ to time $t_{sub.24}$, the voltage **575** of the node **580** (e.g., the node **DS**) remains larger than the threshold voltage **577** (e.g., the threshold voltage $V_{sub.th}$). In certain examples, from time $t_{sub.23}$ to time $t_{sub.24}$, the voltage **575** remains larger than the threshold voltage **577**, the control signal **579** (e.g., the control signal **en**) remains at the logic high level, and the voltage **503** (e.g., the voltage **Gate**) of the gate terminal **552** of the transistor **532** remains constant at the voltage level $V_{sub.21}$. In some examples, from time $t_{sub.23}$ to time $t_{sub.24}$, the constant current circuit **510** remains enabled by the control signal **579**, and the current **505** (e.g., the LED current $I_{sub.led}$) remains constant at the current level **121**.

(47) According to certain embodiments, at time $t_{sub.24}$, the voltage **575** of the node **580** (e.g., the node **DS**) becomes smaller than the threshold voltage **577** (e.g., the threshold voltage $V_{sub.th}$). For example, at time $t_{sub.24}$, the voltage **575** becomes smaller than the threshold voltage **577**, the control signal **579** (e.g., the control signal **en**) changes from the logic high level to the logic low level, and the voltage **503** (e.g., the voltage **Gate**) of the gate terminal **552** of the transistor **532** decreases from the voltage level $V_{sub.21}$ to the ground voltage of the chip (e.g., the floating ground). As an example, at time $t_{sub.24}$, the constant current circuit **510** becomes disabled by the

control signal **579**, and the current **505** (e.g., the LED current $I_{sub.led}$) decreases from the current level **121** to zero.

(48) According to some embodiments, from time $t_{sub.24}$ to time $t_{sub.25}$, the voltage **575** of the node **580** (e.g., the node DS) remains smaller than the threshold voltage **577** (e.g., the threshold voltage $V_{sub.th}$). For example, from time $t_{sub.24}$ to time $t_{sub.25}$, the voltage **575** remains smaller than the threshold voltage **577**, the control signal **579** (e.g., the control signal en) remains at the logic low level, and the voltage **503** (e.g., the voltage Gate) of the gate terminal **552** of the transistor **532** remains at the ground voltage of the chip (e.g., the floating ground). As an example, from time $t_{sub.24}$ to time $t_{sub.25}$, the constant current circuit **510** remains disabled by the control signal **579**, and the current **505** (e.g., the LED current $I_{sub.led}$) remains at zero.

(49) In certain embodiments, a system for LED switch control is provided. For example, the system includes a rectifying module configured to rectify an input voltage that has been processed by a TRIAC dimmer and to transmit the rectified voltage to a combination of one or more LEDs, the combination of the one or more LEDs being coupled to a constant current module and an enablement control module. As an example, the system also includes the enablement control module configured to receive a sensing voltage corresponding to the rectified voltage, to compare the sensing voltage with a predetermined threshold voltage, to output an enablement signal at a logic low level if the sensing voltage is lower than the predetermined threshold voltage, and to output the enablement signal at a logic high level if the sensing voltage is higher than the predetermined threshold voltage. As an example, the system also includes the constant current module configured to receive the enablement signal, to allow a current to flow through the combination of the one or more LEDs if the enablement signal is at the logic high level, and to not allow the current to flow through the combination of the one or more LEDs if the enablement signal is at the logic low level.

(50) In some examples, the constant current module includes an amplifier, a transistor for power regulation, and a first resistor, wherein the source of the transistor is coupled to the first resistor, the gate of the transistor is coupled to the output of the amplifier, and the drain of the transistor is coupled to a cathode of the combination of the one or more LEDs. In certain examples, the enablement control module includes a second resistor and a third resistor connected in series, and a comparator, wherein the second resistor and the third resistor are connected to the drain of the transistor at one end and grounded at another end, the non-inverting input of the comparator is connected to a connection point of the first resistor and the second resistor, and the inverting input of the comparator receives the predetermined threshold voltage.

(51) According to certain embodiments, a system (e.g., the system controller **300**) for controlling one or more light emitting diodes includes a current regulation circuit (e.g., the constant current circuit **310**) coupled to a cathode of one or more light emitting diodes (e.g., the one or more LEDs **490**). The one or more light emitting diodes include the cathode and an anode configured to receive a rectified voltage (e.g., the rectified voltage **301**). Additionally, the system includes a control circuit (e.g., the control circuit **320**) coupled to the cathode of the one or more light emitting diodes. The control circuit is configured to receive a first voltage (e.g., the voltage **333**) from the cathode of the one or more light emitting diodes, compare a second voltage (e.g., the voltage **375**) and a threshold voltage (e.g., the threshold voltage **377**), and generate a control signal (e.g., the control signal **379**) based at least in part on the second voltage and the threshold voltage. The second voltage indicates a magnitude of the first voltage. The control circuit is further configured to: if the second voltage is larger than the threshold voltage, generate the control signal at a first logic level; and if the second voltage is smaller than the threshold voltage, generate the control signal at a second logic level. The current regulation circuit is configured to: receive the control signal from the control circuit; allow a current (e.g., the current **305**) to flow through the one or more light emitting diodes if the control signal is at the first logic level, the current being larger than zero in magnitude; and not allow the current to flow through the one or more light emitting

diodes if the control signal is at the second logic level. For example, the system (e.g., the system controller **300**) is implemented according to at least FIG. **3**.

(52) As an example, the second voltage is directly proportional to the first voltage in magnitude. For example, the first logic level is a logic high level, and the second logic level is a logic low level. As an example, the current regulation circuit includes: an amplifier (e.g., the amplifier **330**) including a first amplifier input terminal (e.g., the input terminal **356**), a second amplifier input terminal (e.g., the input terminal **358**), and an amplifier output terminal (e.g., the output terminal **360**); a transistor (e.g., the transistor **332**) including a drain terminal (e.g., the drain terminal **354**), a gate terminal (e.g., the gate terminal **352**), and a source terminal (e.g., the source terminal **350**); and a resistor (e.g., the resistor **334**) including a first resistor terminal (e.g., the terminal **362**) and a second resistor terminal (e.g., the terminal **364**); wherein: the drain terminal of the transistor is coupled to the cathode of the one or more light emitting diodes; the gate terminal of the transistor is coupled to the amplifier output terminal of the amplifier; and the source terminal of the transistor is coupled to the first resistor terminal of the resistor and the second amplifier input terminal of the amplifier. For example, the first amplifier input terminal of the amplifier is configured to receive a reference voltage (e.g., the reference voltage **357**). As an example, the second resistor terminal of the resistor is configured to receive a ground voltage (e.g., zero volt).

(53) For example, the control circuit includes: a first resistor (e.g., the resistor **340**) including a first resistor terminal (e.g., the terminal **366**) and a second resistor terminal (e.g., the terminal **368**); a second resistor (e.g., the resistor **342**) including a third resistor terminal (e.g., the terminal **370**) and a fourth resistor terminal (e.g., the terminal **372**), the third resistor terminal being connected to the second resistor terminal; and a comparator (e.g., the comparator **344**) including a first comparator input terminal (e.g., the input terminal **374**), a second comparator input terminal (e.g., the input terminal **376**), and a comparator output terminal (e.g., the output terminal **378**); wherein: the first resistor terminal is coupled to the cathode of the one or more light emitting diodes and configured to receive the first voltage; and the fourth resistor terminal is configured to receive a ground voltage (e.g., zero volt); wherein: the first comparator input terminal is coupled to the second resistor terminal and the third resistor terminal and configured to receive the second voltage; the second comparator input terminal is configured to receive a threshold voltage (e.g., the threshold voltage **377**); and the comparator output terminal is configured to output the control signal based at least in part on the second voltage and the threshold voltage.

(54) As an example, the current regulation circuit includes: an amplifier (e.g., the amplifier **330**) including a first amplifier input terminal (e.g., the input terminal **356**), a second amplifier input terminal (e.g., the input terminal **358**), and an amplifier output terminal (e.g., the output terminal **360**); a transistor (e.g., the transistor **332**) including a drain terminal (e.g., the drain terminal **354**), a gate terminal (e.g., the gate terminal **352**), and a source terminal (e.g., the source terminal **350**); and a third resistor (e.g., the resistor **334**) including a fifth resistor terminal (e.g., the terminal **362**) and a sixth resistor terminal (e.g., the terminal **364**); wherein: the drain terminal of the transistor is coupled to the cathode of the one or more light emitting diodes; the gate terminal of the transistor is coupled to the amplifier output terminal of the amplifier; and the source terminal of the transistor is coupled to the fifth resistor terminal of the third resistor and the second amplifier input terminal of the amplifier. For example, the sixth resistor terminal is configured to receive the ground voltage.

(55) As an example, the control circuit further includes: a switch (e.g., the switch **346**) including a first switch terminal (e.g., the terminal **382**) and a second switch terminal (e.g., the terminal **384**); wherein: the first switch terminal is connected to the amplifier output terminal (e.g., the output terminal **360**) of an amplifier (e.g., the amplifier **330**); and the second switch terminal is configured to receive the ground voltage. For example, the control circuit is further configured to: open the switch if the control signal is at the first logic level; and close the switch if the control signal is at the second logic level.

(56) In some examples, from a first time (e.g., time t_{in}) to a second time (e.g., time $t_{sub.12}$), the

second voltage (e.g., the voltage **375**) increases but remains smaller than the threshold voltage (e.g., the threshold voltage **377**), and the control signal remains at the second logic level; at the second time, the second voltage (e.g., the voltage **375**) becomes larger than the threshold voltage (e.g., the threshold voltage **377**), and the control signal changes from the second logic level to the first logic level; from the second time (e.g., time t.sub.12) to a third time (e.g., time t.sub.13), the second voltage remains larger than the threshold voltage, and the control signal remains at the first logic level; at the third time (e.g., time t.sub.13), the second voltage remains larger than the threshold voltage, the control signal remains at the first logic level, and the current (e.g., the current **305**) reaches a predetermined current level (e.g., the current level I.sub.11); from the third time (e.g., time t.sub.13) to a fourth time (e.g., time t.sub.14), the second voltage remains larger than the threshold voltage, the control signal remains at the first logic level, and the current (e.g., the current **305**) remains constant at the predetermined current level (e.g., the current level I.sub.11); at the fourth time (e.g., time t.sub.14), the second voltage becomes smaller than the threshold voltage, and the control signal changes from the first logic level to the second voltage level; and from the fourth time (e.g., time t.sub.14) to a fifth time (e.g., time t.sub.15), the second voltage remains smaller than the threshold voltage, and the control signal remains at the second voltage level.

(57) According to some embodiments, a system (e.g., the system controller **500**) for controlling one or more light emitting diodes includes a current regulation circuit (e.g., the constant current circuit **510**) configured to receive a rectified voltage (e.g., the rectified voltage **501**) and coupled to an anode of one or more light emitting diodes (e.g., the one or more LEDs **690**). The one or more light emitting diodes include the anode and a cathode. Additionally, the system includes a control circuit (e.g., the control circuit **520**) configured to receive the rectified voltage (e.g., the rectified voltage **501**). The control circuit is configured to: compare an input voltage (e.g., the voltage **575**) and a threshold voltage (e.g., the threshold voltage **577**), the input voltage indicating a magnitude of the rectified voltage; and generate a control signal (e.g., the control signal **579**) based at least in part on the input voltage and the threshold voltage. The control circuit is further configured to: if the input voltage is larger than the threshold voltage, generate the control signal at a first logic level; and if the input voltage is smaller than the threshold voltage, generate the control signal at a second logic level. The current regulation circuit is configured to: receive the control signal from the control circuit; allow a current (e.g., the current **505**) to flow through the one or more light emitting diodes if the control signal is at the first logic level, the current being larger than zero in magnitude; and not allow the current to flow through the one or more light emitting diodes if the control signal is at the second logic level. For example, the system (e.g., the system controller **500**) is implemented according to at least FIG. 5.

(58) As an example, the input voltage is directly proportional to the rectified voltage in magnitude. For example, the first logic level is a logic high level; and the second logic level is a logic low level. As an example, the current regulation circuit includes: an amplifier (e.g., the amplifier **530**) including a first amplifier input terminal (e.g., the input terminal **556**), a second amplifier input terminal (e.g., the input terminal **558**), and an amplifier output terminal (e.g., the output terminal **560**); a transistor (e.g., the transistor **532**) including a drain terminal (e.g., the drain terminal **554**), a gate terminal (e.g., the gate terminal **552**), and a source terminal (e.g., the source terminal **550**); and a resistor (e.g., the resistor **534**) including a first resistor terminal (e.g., the terminal **562**) and a second resistor terminal (e.g., the terminal **564**); wherein: the drain terminal of the transistor is configured to receive the rectified voltage (e.g., the rectified voltage **501**); the gate terminal of the transistor is coupled to the amplifier output terminal of the amplifier; and the source terminal of the transistor is coupled to the anode of the one or more light emitting diodes (e.g., the one or more LEDs **690**). For example, the first amplifier input terminal of the amplifier is configured to receive a reference voltage (e.g., the reference voltage **557**). As an example, the cathode of the one or more light emitting diodes is configured to receive a ground voltage (e.g., zero volt).

(59) For example, the control circuit includes: a first resistor (e.g., the resistor **540**) including a first

resistor terminal (e.g., the terminal 566) and a second resistor terminal (e.g., the terminal 568); a second resistor (e.g., the resistor 542) including a third resistor terminal (e.g., the terminal 570) and a fourth resistor terminal (e.g., the terminal 572), the third resistor terminal being connected to the second resistor terminal; and a comparator (e.g., the comparator 544) including a first comparator input terminal (e.g., the input terminal 574), a second comparator input terminal (e.g., the input terminal 576), and a comparator output terminal (e.g., the output terminal 578); wherein: the first resistor terminal is configured to receive the rectified voltage (e.g., the rectified voltage 501); and the fourth resistor terminal is configured to receive a ground voltage (e.g., the floating ground); wherein: the first comparator input terminal is coupled to the second resistor terminal and the third resistor terminal and configured to receive the input voltage; the second comparator input terminal is configured to receive a threshold voltage (e.g., the threshold voltage 577); and the comparator output terminal is configured to output the control signal based at least in part on the input voltage and the threshold voltage.

(60) As an example, the current regulation circuit includes: an amplifier (e.g., the amplifier 530) including a first amplifier input terminal (e.g., the input terminal 556), a second amplifier input terminal (e.g., the input terminal 558), and an amplifier output terminal (e.g., the output terminal 560); a transistor (e.g., the transistor 532) including a drain terminal (e.g., the drain terminal 554), a gate terminal (e.g., the gate terminal 552), and a source terminal (e.g., the source terminal 550); and a third resistor (e.g., the resistor 534) including a fifth resistor terminal (e.g., the terminal 562) and a sixth resistor terminal (e.g., the terminal 564); wherein: the drain terminal of the transistor is configured to receive the rectified voltage (e.g., the rectified voltage 501); the gate terminal of the transistor is coupled to the amplifier output terminal of the amplifier; and the source terminal of the transistor is coupled to the fifth resistor terminal of the third resistor and the second amplifier input terminal of the amplifier. For example, the sixth resistor terminal is coupled to the anode of the one or more light emitting diodes.

(61) As an example, the control circuit further includes: a switch (e.g., the switch 546) including a first switch terminal (e.g., the terminal 582) and a second switch terminal (e.g., the terminal 584); wherein: the first switch terminal is connected to the amplifier output terminal (e.g., the output terminal 560) of an amplifier (e.g., the amplifier 530); and the second switch terminal is configured to receive the ground voltage. For example, the control circuit is further configured to: open the switch if the control signal is at the first logic level; and close the switch if the control signal is at the second logic level.

(62) In certain examples, from a first time (e.g., time $t_{sub.21}$) to a second time (e.g., time $t_{sub.22}$), the second voltage (e.g., the voltage 575) increases but remains smaller than the threshold voltage (e.g., the threshold voltage 577), and the control signal remains at the second logic level; at the second time, the second voltage (e.g., the voltage 575) becomes larger than the threshold voltage (e.g., the threshold voltage 577), and the control signal changes from the second logic level to the first logic level; from the second time (e.g., time $t_{sub.22}$) to a third time (e.g., time $t_{sub.23}$), the second voltage remains larger than the threshold voltage, and the control signal remains at the first logic level; at the third time (e.g., time $t_{sub.23}$), the second voltage remains larger than the threshold voltage, the control signal remains at the first logic level, and the current (e.g., the current 505) reaches a predetermined current level (e.g., the current level $I_{sub.21}$); from the third time (e.g., time $t_{sub.23}$) to a fourth time (e.g., time $t_{sub.24}$), the second voltage remains larger than the threshold voltage, the control signal remains at the first logic level, and the current (e.g., the current 505) remains constant at the predetermined current level (e.g., the current level $I_{sub.21}$); at the fourth time (e.g., time $t_{sub.24}$), the second voltage becomes smaller than the threshold voltage, and the control signal changes from the first logic level to the second voltage level; and from the fourth time (e.g., time $t_{sub.24}$) to a fifth time (e.g., time $t_{sub.25}$), the second voltage remains smaller than the threshold voltage, and the control signal remains at the second voltage level.

(63) According to certain embodiments, a method for controlling one or more light emitting diodes

includes: receiving a first voltage (e.g., the voltage **333**) from a cathode of one or more light emitting diodes by a control circuit (e.g., the control circuit **320**) coupled to the cathode of the one or more light emitting diodes, the one or more light emitting diodes including the cathode and an anode configured to receive a rectified voltage (e.g., the rectified voltage **301**); comparing a second voltage (e.g., the voltage **375**) and a threshold voltage (e.g., the threshold voltage **377**), the second voltage indicating a magnitude of the first voltage; generating a control signal (e.g., the control signal **379**) at a first logic level if the second voltage is larger than the threshold voltage; generating the control signal at a second logic level if the second voltage is smaller than the threshold voltage; receiving the control signal from the control circuit by a current regulation circuit (e.g., the constant current circuit **310**) coupled to the cathode of one or more light emitting diodes (e.g., the one or more LEDs **490**); allowing a current (e.g., the current **305**) to flow through the one or more light emitting diodes if the control signal is at the first logic level, the current being larger than zero in magnitude; and not allowing the current to flow through the one or more light emitting diodes if the control signal is at the second logic level. For example, the method is implemented according to at least FIG. 3.

(64) According to some embodiments, a method for controlling one or more light emitting diodes includes: receiving a rectified voltage (e.g., the rectified voltage **501**) by a control circuit (e.g., the control circuit **520**); comparing an input voltage (e.g., the voltage **575**) and a threshold voltage (e.g., the threshold voltage **577**), the input voltage indicating a magnitude of the rectified voltage; if the input voltage is larger than the threshold voltage, generating a control signal (e.g., the control signal **579**) at a first logic level; if the input voltage is smaller than the threshold voltage, generating the control signal at a second logic level; receiving the control signal from the control circuit by a current regulation circuit (e.g., the constant current circuit **510**) configured to receive the rectified voltage (e.g., the rectified voltage **501**) and coupled to an anode of one or more light emitting diodes (e.g., the one or more LEDs **690**), the one or more light emitting diodes including the anode and a cathode; allowing a current (e.g., the current **505**) to flow through the one or more light emitting diodes if the control signal is at the first logic level, the current being larger than zero in magnitude; and not allowing the current to flow through the one or more light emitting diodes if the control signal is at the second logic level. For example, the method is implemented according to at least FIG. 5.

(65) For example, some or all components of various embodiments of the present invention each are, individually and/or in combination with at least another component, implemented using one or more software components, one or more hardware components, and/or one or more combinations of software and hardware components. As an example, some or all components of various embodiments of the present invention each are, individually and/or in combination with at least another component, implemented in one or more circuits, such as one or more analog circuits and/or one or more digital circuits. For example, various embodiments and/or examples of the present invention can be combined.

(66) Although specific embodiments of the present invention have been described, it will be understood by those of skill in the art that there are other embodiments that are equivalent to the described embodiments. Accordingly, it is to be understood that the invention is not to be limited by the specific illustrated embodiments, but only by the scope of the appended claims.

Claims

1. A system for controlling one or more light emitting diodes, the system comprising: a current regulation circuit coupled directly to a rectifier to receive a rectified voltage and coupled to an anode of one or more light emitting diodes, the one or more light emitting diodes including the anode and a cathode; and a control circuit configured to receive the rectified voltage; wherein the control circuit is configured to: compare an input voltage and a threshold voltage, the input voltage

indicating a magnitude of the rectified voltage; and generate a control signal based at least in part on the input voltage and the threshold voltage; wherein the control circuit is further configured to: if the input voltage is larger than the threshold voltage, generate the control signal at a first logic level; and if the input voltage is smaller than the threshold voltage, generate the control signal at a second logic level; wherein the current regulation circuit is configured to: receive the control signal from the control circuit; allow a current to flow through the one or more light emitting diodes if the control signal is at the first logic level, the current being larger than zero in magnitude; and not allow the current to flow through the one or more light emitting diodes if the control signal is at the second logic level.

2. The system of claim 1 wherein the input voltage is directly proportional to the rectified voltage in magnitude.

3. The system of claim 1 wherein: the first logic level is a logic high level; and the second logic level is a logic low level.

4. The system of claim 1 wherein the control circuit includes: a first resistor including a first resistor terminal and a second resistor terminal; a second resistor including a third resistor terminal and a fourth resistor terminal, the third resistor terminal being connected to the second resistor terminal; and a comparator including a first comparator input terminal, a second comparator input terminal, and a comparator output terminal; wherein: the first resistor terminal is configured to receive the rectified voltage; and the fourth resistor terminal is configured to receive a ground voltage; wherein: the first comparator input terminal is coupled to the second resistor terminal and the third resistor terminal and configured to receive the input voltage; the second comparator input terminal is configured to receive the threshold voltage; and the comparator output terminal is configured to output the control signal based at least in part on the input voltage and the threshold voltage.

5. The system of claim 4 wherein the current regulation circuit includes: an amplifier including a first amplifier input terminal, a second amplifier input terminal, and an amplifier output terminal; a transistor including a drain terminal, a gate terminal, and a source terminal; and a third resistor including a fifth resistor terminal and a sixth resistor terminal; wherein: the drain terminal of the transistor is configured to receive the rectified voltage; the gate terminal of the transistor is coupled to the amplifier output terminal of the amplifier; and the source terminal of the transistor is coupled to the fifth resistor terminal of the third resistor and the second amplifier input terminal of the amplifier.

6. The system of claim 5 wherein the sixth resistor terminal is coupled to the anode of the one or more light emitting diodes.

7. The system of claim 5 wherein the control circuit further includes: a switch including a first switch terminal and a second switch terminal; wherein: the first switch terminal is connected to the amplifier output terminal of the amplifier; and the second switch terminal is configured to receive the ground voltage.

8. The system of claim 7 wherein the control circuit is further configured to: open the switch if the control signal is at the first logic level; and close the switch if the control signal is at the second logic level.

9. A method for controlling one or more light emitting diodes, the method comprising: receiving a rectified voltage by a control circuit coupled directly to a rectifier; comparing an input voltage and a threshold voltage, the input voltage indicating a magnitude of the rectified voltage; if the input voltage is larger than the threshold voltage, generating a control signal at a first logic level; if the input voltage is smaller than the threshold voltage, generating the control signal at a second logic level; receiving the control signal from the control circuit by a current regulation circuit configured to receive the rectified voltage and coupled to an anode of one or more light emitting diodes, the one or more light emitting diodes including the anode and a cathode; allowing a current to flow through the one or more light emitting diodes if the control signal is at the first logic level, the

current being larger than zero in magnitude; and not allowing the current to flow through the one or more light emitting diodes if the control signal is at the second logic level.

10. A system for controlling one or more light emitting diodes, the system comprising: a current regulation circuit configured to receive a rectified voltage and coupled to an anode of one or more light emitting diodes, the one or more light emitting diodes including the anode and a cathode; and a control circuit configured to receive the rectified voltage and generate a control signal based at least in part on the rectified voltage; wherein the current regulation circuit is configured to: receive the control signal from the control circuit; allow a current to flow through the one or more light emitting diodes if the control signal is at a first logic level, the current being larger than zero in magnitude; and not allow the current to flow through the one or more light emitting diodes if the control signal is at a second logic level; wherein the current regulation circuit includes: an amplifier including a first amplifier input terminal, a second amplifier input terminal, and an amplifier output terminal; and a transistor including a drain terminal, a gate terminal, and a source terminal; wherein: the drain terminal of the transistor is configured to receive the rectified voltage; the gate terminal of the transistor is coupled to the amplifier output terminal of the amplifier; and the source terminal of the transistor is coupled to the anode of the one or more light emitting diodes.
