

US Patent & Trademark Office

Patent Public Search | Text View

United States Patent	12405895
Kind Code	B2
Date of Patent	September 02, 2025
Inventor(s)	Vargaftik; Shay et al.

Accelerating data message classification with smart NICs

Abstract

Some embodiments provide a method for performing data message processing at a smart NIC of a computer that executes a software forwarding element (SFE). The method determines whether a received data message matches an entry in a data message classification cache stored on the smart NIC based on data message classification results of the SFE. When the data message matches an entry, the method determines whether the matched entry is valid by comparing a timestamp of the entry to a set of rules stored on the smart NIC. When the matched entry is valid, the method processes the data message according to the matched entry without providing the data message to the SFE executing on the computer.

Inventors: Vargaftik; Shay (Herzliya, IL), Markuze; Alex (Rosh HaAyin, IL), Ben-Itzhak; Yaniv (Herzliya, IL), Golikov; Igor (Herzliya, IL), Yanai; Avishay (Herzliya, IL)

Applicant: VMware LLC (Palo Alto, CA)

Family ID: 89169957

Assignee: VMware LLC (Palo Alto, CA)

Appl. No.: 18/437627

Filed: February 09, 2024

Prior Publication Data

Document Identifier	Publication Date
US 20240184708 A1	Jun. 06, 2024

Related U.S. Application Data

continuation parent-doc US 17845661 20220621 US 11928062 child-doc US 18437627

Publication Classification

Int. Cl.: G06F12/0891 (20160101); G06F13/16 (20060101)

U.S. Cl.:

CPC G06F12/0891 (20130101); G06F13/1668 (20130101); G06F2213/0026 (20130101); G06F2213/3808 (20130101)

Field of Classification Search

CPC: G06F (12/0891); G06F (13/1668); G06F (2213/0026); G06F (2213/3808); G06F (13/14); G06F (13/38)

References Cited

U.S. PATENT DOCUMENTS

Patent No.	Issued Date	Patentee Name	U.S. Cl.	CPC
5884313	12/1998	Talluri et al.	N/A	N/A
5887134	12/1998	Ebrahim	N/A	N/A
5974547	12/1998	Klimenko	N/A	N/A
6141749	12/1999	Coss et al.	N/A	N/A
6219699	12/2000	McCloghrie et al.	N/A	N/A
6393483	12/2001	Latif et al.	N/A	N/A
6496935	12/2001	Fink et al.	N/A	N/A
6594704	12/2002	Birenback et al.	N/A	N/A
6738821	12/2003	Wilson et al.	N/A	N/A
6856995	12/2004	Ibitayo et al.	N/A	N/A
6880089	12/2004	Bommareddy et al.	N/A	N/A
6963921	12/2004	Yang et al.	N/A	N/A
7055173	12/2005	Chaganty et al.	N/A	N/A
7079544	12/2005	Wakayama et al.	N/A	N/A
7136926	12/2005	Tyer et al.	N/A	N/A
7349382	12/2007	Marimuthu et al.	N/A	N/A
7424710	12/2007	Nelson et al.	N/A	N/A
7512071	12/2008	Goldschmidt et al.	N/A	N/A
7606260	12/2008	Oguchi et al.	N/A	N/A
7760733	12/2009	Eiriksson et al.	N/A	N/A
7774502	12/2009	Murthy et al.	N/A	N/A
7818452	12/2009	Matthews et al.	N/A	N/A
7849168	12/2009	Utsunomiya et al.	N/A	N/A
7853998	12/2009	Blaisdell et al.	N/A	N/A
7913294	12/2010	Maufer et al.	N/A	N/A
7948986	12/2010	Ghosh et al.	N/A	N/A
8032933	12/2010	Turley et al.	N/A	N/A
8108550	12/2011	Lahoti et al.	N/A	N/A
8145768	12/2011	Hawthorne	N/A	N/A
8190767	12/2011	Maufer et al.	N/A	N/A
8194674	12/2011	Pagel et al.	N/A	N/A

8365294	12/2012	Ross	N/A	N/A
8442059	12/2012	Iglesia et al.	N/A	N/A
8615009	12/2012	Ramamoorthi et al.	N/A	N/A
8660129	12/2013	Brendel et al.	N/A	N/A
8825900	12/2013	Gross, IV et al.	N/A	N/A
8856518	12/2013	Sridharan et al.	N/A	N/A
8930529	12/2014	Wang et al.	N/A	N/A
8931047	12/2014	Wanser et al.	N/A	N/A
9008082	12/2014	Dyke	N/A	N/A
9008085	12/2014	Kamble et al.	N/A	N/A
9015823	12/2014	Koponen et al.	N/A	N/A
9047109	12/2014	Wang et al.	N/A	N/A
9116727	12/2014	Benny et al.	N/A	N/A
9135044	12/2014	Maharana	N/A	N/A
9143582	12/2014	Banavalikar et al.	N/A	N/A
9148895	12/2014	PalChaudhuri et al.	N/A	N/A
9152593	12/2014	Galles	N/A	N/A
9154327	12/2014	Marino et al.	N/A	N/A
9197551	12/2014	DeCusatis et al.	N/A	N/A
9231849	12/2015	Hyoudou et al.	N/A	N/A
9325739	12/2015	Roth et al.	N/A	N/A
9378161	12/2015	Dalal et al.	N/A	N/A
9380027	12/2015	Lian et al.	N/A	N/A
9419897	12/2015	Cherian et al.	N/A	N/A
9460031	12/2015	Dalal et al.	N/A	N/A
9621516	12/2016	Basak et al.	N/A	N/A
9634990	12/2016	Lee	N/A	N/A
9692698	12/2016	Cherian et al.	N/A	N/A
9729512	12/2016	Jain et al.	N/A	N/A
9755903	12/2016	Masurekar et al.	N/A	N/A
9806948	12/2016	Masurekar et al.	N/A	N/A
9825913	12/2016	Jain et al.	N/A	N/A
9916269	12/2017	Machulsky et al.	N/A	N/A
10050884	12/2017	Dhanabalan et al.	N/A	N/A
10142127	12/2017	Cherian et al.	N/A	N/A
10162793	12/2017	BShara et al.	N/A	N/A
10193771	12/2018	Koponen et al.	N/A	N/A
10284478	12/2018	Yokota	N/A	N/A
10341296	12/2018	Bhagwat et al.	N/A	N/A
10534629	12/2019	Pierre et al.	N/A	N/A
10567308	12/2019	Subbiah et al.	N/A	N/A
10873566	12/2019	Han	N/A	N/A
10997106	12/2020	Bandaru et al.	N/A	N/A
11005755	12/2020	Yu et al.	N/A	N/A
11019030	12/2020	Jain et al.	N/A	N/A
11038845	12/2020	Han	N/A	N/A
11108593	12/2020	Cherian et al.	N/A	N/A
11221972	12/2021	Raman et al.	N/A	N/A
11385981	12/2021	Silakov et al.	N/A	N/A
11593278	12/2022	Kim et al.	N/A	N/A

11606310	12/2022	Ang et al.	N/A	N/A
11636053	12/2022	Kim et al.	N/A	N/A
11677719	12/2022	Han	N/A	N/A
11716383	12/2022	Kim et al.	N/A	N/A
2002/0069245	12/2001	Kim	N/A	N/A
2003/0005144	12/2002	Engel et al.	N/A	N/A
2003/0093481	12/2002	Mitchell et al.	N/A	N/A
2003/0097589	12/2002	Syvanne	N/A	N/A
2003/0123452	12/2002	Cox et al.	N/A	N/A
2003/0130833	12/2002	Brownell et al.	N/A	N/A
2003/0140124	12/2002	Burns	N/A	N/A
2003/0145114	12/2002	Gertner	N/A	N/A
2003/0161272	12/2002	Teplitsky	N/A	N/A
2003/0200290	12/2002	Zimmerman et al.	N/A	N/A
2003/0212900	12/2002	Liu et al.	N/A	N/A
2003/0217119	12/2002	Raman et al.	N/A	N/A
2004/0022259	12/2003	Tuchow	N/A	N/A
2004/0049701	12/2003	Pennec et al.	N/A	N/A
2005/0053079	12/2004	Havala	N/A	N/A
2005/0114337	12/2004	Lunteren	N/A	N/A
2005/0198125	12/2004	Beck et al.	N/A	N/A
2005/0229246	12/2004	Rajagopal et al.	N/A	N/A
2005/0238022	12/2004	Panigrahy	N/A	N/A
2006/0002386	12/2005	Yik et al.	N/A	N/A
2006/0029056	12/2005	Perera et al.	N/A	N/A
2006/0041894	12/2005	Cheng et al.	N/A	N/A
2006/0191003	12/2005	Bahk et al.	N/A	N/A
2006/0206603	12/2005	Rajan et al.	N/A	N/A
2006/0206655	12/2005	Chappell et al.	N/A	N/A
2006/0236054	12/2005	Kitamura	N/A	N/A
2007/0011734	12/2006	Balakrishnan et al.	N/A	N/A
2007/0056038	12/2006	Lok	N/A	N/A
2007/0061492	12/2006	Riel	N/A	N/A
2007/0174850	12/2006	Zur	N/A	N/A
2008/0008202	12/2007	Terrell et al.	N/A	N/A
2008/0028097	12/2007	Makela	N/A	N/A
2008/0072305	12/2007	Casado et al.	N/A	N/A
2008/0086620	12/2007	Morris	N/A	N/A
2008/0163207	12/2007	Reumann et al.	N/A	N/A
2008/0267177	12/2007	Johnson et al.	N/A	N/A
2008/0289028	12/2007	Jansen et al.	N/A	N/A
2008/0298274	12/2007	Takashige et al.	N/A	N/A
2009/0007251	12/2008	Abzarian et al.	N/A	N/A
2009/0089537	12/2008	Vick et al.	N/A	N/A
2009/0119087	12/2008	Ang et al.	N/A	N/A
2009/0129271	12/2008	Ramankutly et al.	N/A	N/A
2009/0129394	12/2008	Bar-Kovetz et al.	N/A	N/A
2009/0150521	12/2008	Tripathi	N/A	N/A
2009/0161547	12/2008	Riddle et al.	N/A	N/A
2009/0161673	12/2008	Breslau et al.	N/A	N/A

2009/0235325	12/2008	Dimitrakos et al.	N/A	N/A
2009/0249470	12/2008	Litvin et al.	N/A	N/A
2009/0249472	12/2008	Litvin et al.	N/A	N/A
2009/0327781	12/2008	Tripathi	N/A	N/A
2010/0014526	12/2009	Chavan et al.	N/A	N/A
2010/0037311	12/2009	He et al.	N/A	N/A
2010/0070677	12/2009	Thakkar	N/A	N/A
2010/0100616	12/2009	Bryson et al.	N/A	N/A
2010/0115174	12/2009	Akyol et al.	N/A	N/A
2010/0115208	12/2009	Logan	N/A	N/A
2010/0125667	12/2009	Soundararajan	N/A	N/A
2010/0165874	12/2009	Brown et al.	N/A	N/A
2010/0257580	12/2009	Zhao	N/A	N/A
2010/0275199	12/2009	Smith et al.	N/A	N/A
2010/0287306	12/2009	Matsuda	N/A	N/A
2011/0016467	12/2010	Kane	N/A	N/A
2011/0022695	12/2010	Dalal et al.	N/A	N/A
2011/0060859	12/2010	Shukla et al.	N/A	N/A
2011/0072486	12/2010	Hadar et al.	N/A	N/A
2011/0103259	12/2010	Aybay et al.	N/A	N/A
2011/0113467	12/2010	Agarwal et al.	N/A	N/A
2011/0134920	12/2010	Dyke	N/A	N/A
2011/0219170	12/2010	Frost et al.	N/A	N/A
2011/0225647	12/2010	Dilley et al.	N/A	N/A
2011/0246637	12/2010	Murakami	N/A	N/A
2012/0042138	12/2011	Eguchi et al.	N/A	N/A
2012/0072909	12/2011	Malik et al.	N/A	N/A
2012/0079478	12/2011	Galles et al.	N/A	N/A
2012/0096459	12/2011	Miyazaki	N/A	N/A
2012/0163388	12/2011	Goel et al.	N/A	N/A
2012/0167082	12/2011	Kumar et al.	N/A	N/A
2012/0207039	12/2011	Srinivasan et al.	N/A	N/A
2012/0207174	12/2011	Shieh	N/A	N/A
2012/0240182	12/2011	Narayanaswamy et al.	N/A	N/A
2012/0259953	12/2011	Gertner	N/A	N/A
2012/0278584	12/2011	Nagami et al.	N/A	N/A
2012/0290703	12/2011	Barabash et al.	N/A	N/A
2012/0320918	12/2011	Fomin et al.	N/A	N/A
2013/0007740	12/2012	Kikuchi et al.	N/A	N/A
2013/0033993	12/2012	Cardona et al.	N/A	N/A
2013/0044631	12/2012	Biswas et al.	N/A	N/A
2013/0058346	12/2012	Sridharan et al.	N/A	N/A
2013/0061047	12/2012	Sridharan et al.	N/A	N/A
2013/0073702	12/2012	Umbehocker	N/A	N/A
2013/0073743	12/2012	Ramasamy et al.	N/A	N/A
2013/0125122	12/2012	Hansen	N/A	N/A
2013/0125230	12/2012	Koponen et al.	N/A	N/A
2013/0145106	12/2012	Kan	N/A	N/A
2013/0163594	12/2012	Sharma et al.	N/A	N/A
2013/0227097	12/2012	Yasuda et al.	N/A	N/A

2013/0227550	12/2012	Weinstein et al.	N/A	N/A
2013/0265883	12/2012	Henry et al.	N/A	N/A
2013/0311663	12/2012	Kamath et al.	N/A	N/A
2013/0318219	12/2012	Kancherla	N/A	N/A
2013/0318268	12/2012	Dalal et al.	N/A	N/A
2013/0332983	12/2012	Koorevaar et al.	N/A	N/A
2013/0346583	12/2012	Low et al.	N/A	N/A
2014/0003442	12/2013	Hernandez et al.	N/A	N/A
2014/0056151	12/2013	Petrus et al.	N/A	N/A
2014/0067763	12/2013	Jorapurkar et al.	N/A	N/A
2014/0068602	12/2013	Gember et al.	N/A	N/A
2014/0074799	12/2013	Karampuri et al.	N/A	N/A
2014/0098815	12/2013	Mishra et al.	N/A	N/A
2014/0115578	12/2013	Cooper et al.	N/A	N/A
2014/0123211	12/2013	Wanser et al.	N/A	N/A
2014/0164595	12/2013	Bray et al.	N/A	N/A
2014/0195666	12/2013	Dumitriu et al.	N/A	N/A
2014/0201305	12/2013	Dalal et al.	N/A	N/A
2014/0208075	12/2013	McCormick, Jr.	N/A	N/A
2014/0215036	12/2013	Elzur	N/A	N/A
2014/0244983	12/2013	McDonald et al.	N/A	N/A
2014/0245296	12/2013	Sethuramalingam et al.	N/A	N/A
2014/0245423	12/2013	Lee	N/A	N/A
2014/0269712	12/2013	Kidambi	N/A	N/A
2014/0269754	12/2013	Eguchi et al.	N/A	N/A
2014/0281030	12/2013	Cui et al.	N/A	N/A
2014/0282855	12/2013	Clark et al.	N/A	N/A
2014/0330977	12/2013	Bemmel	N/A	N/A
2014/0373148	12/2013	Nelms et al.	N/A	N/A
2014/0376367	12/2013	Jain et al.	N/A	N/A
2015/0007317	12/2014	Jain	N/A	N/A
2015/0016300	12/2014	Devireddy et al.	N/A	N/A
2015/0019748	12/2014	Gross, IV et al.	N/A	N/A
2015/0020067	12/2014	Brant et al.	N/A	N/A
2015/0033222	12/2014	Hussain et al.	N/A	N/A
2015/0052280	12/2014	Lawson	N/A	N/A
2015/0082417	12/2014	Bhagwat et al.	N/A	N/A
2015/0117445	12/2014	Koponen et al.	N/A	N/A
2015/0156250	12/2014	Varshney et al.	N/A	N/A
2015/0172183	12/2014	DeCusatis et al.	N/A	N/A
2015/0200808	12/2014	Gourlay et al.	N/A	N/A
2015/0212892	12/2014	Li et al.	N/A	N/A
2015/0215207	12/2014	Qin et al.	N/A	N/A
2015/0222547	12/2014	Hayut et al.	N/A	N/A
2015/0237013	12/2014	Bansal et al.	N/A	N/A
2015/0242134	12/2014	Takada et al.	N/A	N/A
2015/0261556	12/2014	Jain et al.	N/A	N/A
2015/0261720	12/2014	Kagan et al.	N/A	N/A
2015/0281178	12/2014	Raman et al.	N/A	N/A
2015/0281179	12/2014	Raman et al.	N/A	N/A

2015/0326532	12/2014	Grant et al.	N/A	N/A
2015/0347231	12/2014	Gopal et al.	N/A	N/A
2015/0358288	12/2014	Jain et al.	N/A	N/A
2015/0358290	12/2014	Jain et al.	N/A	N/A
2015/0381494	12/2014	Cherian et al.	N/A	N/A
2015/0381495	12/2014	Cherian et al.	N/A	N/A
2016/0006696	12/2015	Donley et al.	N/A	N/A
2016/0092108	12/2015	Karaje et al.	N/A	N/A
2016/0134702	12/2015	Gertner	N/A	N/A
2016/0142320	12/2015	Gyllenhammer et al.	N/A	N/A
2016/0156591	12/2015	Zhou et al.	N/A	N/A
2016/0162302	12/2015	Warszawski et al.	N/A	N/A
2016/0162438	12/2015	Hussain et al.	N/A	N/A
2016/0179579	12/2015	Armann et al.	N/A	N/A
2016/0182342	12/2015	Singaravelu et al.	N/A	N/A
2016/0239330	12/2015	Bride et al.	N/A	N/A
2016/0285913	12/2015	Itskin et al.	N/A	N/A
2016/0294858	12/2015	Woolward et al.	N/A	N/A
2016/0306648	12/2015	Deguillard et al.	N/A	N/A
2017/0005986	12/2016	Bansal et al.	N/A	N/A
2017/0024334	12/2016	Bergsten et al.	N/A	N/A
2017/0075845	12/2016	Kopparthi	N/A	N/A
2017/0093623	12/2016	Zheng	N/A	N/A
2017/0099532	12/2016	Kakande	N/A	N/A
2017/0104790	12/2016	Meyers et al.	N/A	N/A
2017/0118173	12/2016	Arramreddy et al.	N/A	N/A
2017/0134433	12/2016	Hugenbruch et al.	N/A	N/A
2017/0161090	12/2016	Kodama	N/A	N/A
2017/0161189	12/2016	Gertner	N/A	N/A
2017/0180273	12/2016	Daly et al.	N/A	N/A
2017/0180414	12/2016	Andrews et al.	N/A	N/A
2017/0187679	12/2016	Basak et al.	N/A	N/A
2017/0195454	12/2016	Shieh	N/A	N/A
2017/0208100	12/2016	Lian et al.	N/A	N/A
2017/0214549	12/2016	Yoshino et al.	N/A	N/A
2017/0244671	12/2016	Kamalakantha et al.	N/A	N/A
2017/0244673	12/2016	Han	N/A	N/A
2017/0244674	12/2016	Han	N/A	N/A
2017/0264622	12/2016	Cooper et al.	N/A	N/A
2017/0295033	12/2016	Cherian et al.	N/A	N/A
2018/0024775	12/2017	Miller	N/A	N/A
2018/0024964	12/2017	Mao et al.	N/A	N/A
2018/0032249	12/2017	Makhervaks et al.	N/A	N/A
2018/0088978	12/2017	Li et al.	N/A	N/A
2018/0095872	12/2017	Dreier et al.	N/A	N/A
2018/0097778	12/2017	Jain et al.	N/A	N/A
2018/0109471	12/2017	Chang et al.	N/A	N/A
2018/0152540	12/2017	Niell et al.	N/A	N/A
2018/0260125	12/2017	Botes et al.	N/A	N/A
2018/0262599	12/2017	Firestone	N/A	N/A

2018/0278684	12/2017	Rashid et al.	N/A	N/A
2018/0309641	12/2017	Wang et al.	N/A	N/A
2018/0309718	12/2017	Zuo	N/A	N/A
2018/0329743	12/2017	Pope et al.	N/A	N/A
2018/0331976	12/2017	Pope et al.	N/A	N/A
2018/0336346	12/2017	Guenther	N/A	N/A
2018/0337991	12/2017	Kumar et al.	N/A	N/A
2018/0349037	12/2017	Zhao et al.	N/A	N/A
2018/0359215	12/2017	Khare et al.	N/A	N/A
2019/0042506	12/2018	Devey et al.	N/A	N/A
2019/0044809	12/2018	Willis et al.	N/A	N/A
2019/0044866	12/2018	Chilikin et al.	N/A	N/A
2019/0075063	12/2018	McDonnell et al.	N/A	N/A
2019/0132296	12/2018	Jiang et al.	N/A	N/A
2019/0158396	12/2018	Yu et al.	N/A	N/A
2019/0173689	12/2018	Cherian et al.	N/A	N/A
2019/0200105	12/2018	Cheng et al.	N/A	N/A
2019/0235909	12/2018	Jin et al.	N/A	N/A
2019/0278675	12/2018	Bolkhovitin et al.	N/A	N/A
2019/0280980	12/2018	Hyoudou	N/A	N/A
2019/0286373	12/2018	Karumbunathan et al.	N/A	N/A
2019/0306083	12/2018	Shih et al.	N/A	N/A
2020/0021532	12/2019	Borikar et al.	N/A	N/A
2020/0028800	12/2019	Strathman et al.	N/A	N/A
2020/0042234	12/2019	Krasner et al.	N/A	N/A
2020/0042389	12/2019	Kukarni et al.	N/A	N/A
2020/0042412	12/2019	Kukarni et al.	N/A	N/A
2020/0133909	12/2019	Hefty et al.	N/A	N/A
2020/0136996	12/2019	Li et al.	N/A	N/A
2020/0213227	12/2019	Pianigiani et al.	N/A	N/A
2020/0259731	12/2019	Sivaraman et al.	N/A	N/A
2020/0278892	12/2019	Nainar et al.	N/A	N/A
2020/0278893	12/2019	Niell et al.	N/A	N/A
2020/0314011	12/2019	Deval et al.	N/A	N/A
2020/0319812	12/2019	He et al.	N/A	N/A
2020/0328192	12/2019	Zaman et al.	N/A	N/A
2020/0382329	12/2019	Yuan	N/A	N/A
2020/0401320	12/2019	Pyati et al.	N/A	N/A
2020/0412659	12/2019	Ilitzky et al.	N/A	N/A
2021/0019270	12/2020	Li et al.	N/A	N/A
2021/0026670	12/2020	Krivenok et al.	N/A	N/A
2021/0058342	12/2020	McBrearty	N/A	N/A
2021/0176212	12/2020	Han	N/A	N/A
2021/0226846	12/2020	Ballard et al.	N/A	N/A
2021/0232528	12/2020	Kutch et al.	N/A	N/A
2021/0266259	12/2020	Renner, III et al.	N/A	N/A
2021/0273911	12/2020	Jain et al.	N/A	N/A
2021/0314232	12/2020	Nainar et al.	N/A	N/A
2021/0357242	12/2020	Ballard et al.	N/A	N/A
2021/0377166	12/2020	Brar et al.	N/A	N/A

2021/0377188	12/2020	Ghag et al.	N/A	N/A
2021/0392017	12/2020	Cherian et al.	N/A	N/A
2021/0409317	12/2020	Seshan et al.	N/A	N/A
2022/0027147	12/2021	Maddukuri et al.	N/A	N/A
2022/0043572	12/2021	Said et al.	N/A	N/A
2022/0100432	12/2021	Kim et al.	N/A	N/A
2022/0100491	12/2021	Voltz et al.	N/A	N/A
2022/0100542	12/2021	Voltz	N/A	N/A
2022/0100544	12/2021	Voltz	N/A	N/A
2022/0100545	12/2021	Cherian et al.	N/A	N/A
2022/0100546	12/2021	Cherian et al.	N/A	N/A
2022/0103478	12/2021	Ang et al.	N/A	N/A
2022/0103487	12/2021	Ang et al.	N/A	N/A
2022/0103488	12/2021	Wang et al.	N/A	N/A
2022/0103490	12/2021	Kim et al.	N/A	N/A
2022/0103629	12/2021	Cherian et al.	N/A	N/A
2022/0150055	12/2021	Cui et al.	N/A	N/A
2022/0164451	12/2021	Bagwell	N/A	N/A
2022/0197681	12/2021	Rajagopal	N/A	N/A
2022/0206908	12/2021	Brar et al.	N/A	N/A
2022/0206962	12/2021	Kim et al.	N/A	N/A
2022/0206964	12/2021	Kim et al.	N/A	N/A
2022/0210229	12/2021	Maddukuri et al.	N/A	N/A
2022/0231968	12/2021	Rajagopal	N/A	N/A
2022/0272039	12/2021	Cardona et al.	N/A	N/A
2022/0335563	12/2021	Elzur	N/A	N/A
2023/0004508	12/2022	Liu et al.	N/A	N/A
2023/0195488	12/2022	Ang et al.	N/A	N/A
2023/0195675	12/2022	Ang et al.	N/A	N/A
2023/0198833	12/2022	Ang et al.	N/A	N/A
2023/0291709	12/2022	Han	N/A	N/A
2023/0370428	12/2022	Jain et al.	N/A	N/A
2023/0385094	12/2022	Markuze et al.	N/A	N/A
2023/0409225	12/2022	Markuze et al.	N/A	N/A
2023/0409243	12/2022	Markuze et al.	N/A	N/A
2023/0409488	12/2022	Vargaftik et al.	N/A	N/A

FOREIGN PATENT DOCUMENTS

Patent No.	Application Date	Country	CPC
2672100	12/2007	CA	N/A
2918551	12/2009	CA	N/A
101258725	12/2007	CN	N/A
101540826	12/2008	CN	N/A
1482711	12/2003	EP	N/A
3598291	12/2019	EP	N/A
4160424	12/2022	EP	N/A
2005099201	12/2004	WO	N/A
2007036372	12/2006	WO	N/A
2008095010	12/2007	WO	N/A
2010008984	12/2009	WO	N/A

2015187201	12/2014	WO	N/A
2016003489	12/2015	WO	N/A
2021030020	12/2020	WO	N/A
2022066270	12/2021	WO	N/A
2023121720	12/2022	WO	N/A
2023249748	12/2022	WO	N/A

OTHER PUBLICATIONS

Angeles, S., Cloud vs. Data Center: What's the Difference?,

<https://www.businessnewsdaily.com/4982-cloud-vs-data-center.html>, Nov. 23, 2018, 1 page. cited by applicant

Anwer, M. et al., Building a Fast, Virtualized Data Plane with Programmable Hardware, VISA '09, Barcelona, Spain, Aug. 17, 2009, 8 pages. cited by applicant

Author Unknown, Transparent, Free On-Line Dictionary of Computing (FOLDOC), <http://foldoc.org/transparent>, Jun. 6, 1996, 1 page. cited by applicant

Author Unknown, Network Functions Virtualisation; Infrastructure Architecture; Architecture of the Hypervisor Domain, Draft ETSI GS NFV-INF 004 V0.3.1, France, May 2014, 50 pages. cited by applicant

Author Unknown, What is End-to-End Encryption and How Does it Work?, Proton Technologies AG, Geneva, Switzerland, Mar. 7, 2018, 4 pages. cited by applicant

Author Unknown, Middlebox, Wikipedia.com, Nov. 19, 2019, 1 page. cited by applicant

Author Unknown, An Introduction to SmartNICs, The Next Platform, <https://www.nextplatform.com/2019/03/04/an-introduction-to-smartnics/>, Mar. 4, 2019, 4 pages. cited by applicant

Author Unknown, In-Hardware Storage Virtualization—NVMe SNAP(TM) Revolutionizes Data Center Storage: Composable Storage Made Simple, Mellanox Technologies, Sunnyvale, CA, USA, 2019, 3 pages. cited by applicant

Author Unknown, vSAN Planning and Deployment, Update 3, VMware, Inc., Aug. 20, 2019, 85 pages. cited by applicant

Author Unknown, Hypervisor, VMware.com, Aug. 13, 2020, 1 page. cited by applicant

Author Unknown, 8.6 Receive-Side Scaling (RSS), Red Hat, Inc., 2020, 2 pages. cited by applicant

Author Unknown, Package Manager, Wikipedia, Sep. 8, 2020, 10 pages. cited by applicant

Author Unknown, VMDK, Wikipedia, May 17, 2020, 3 pages. cited by applicant

Author Unknown, vSphere Managed Inventory Objects, <https://docs.vmware.com/en/VMware-vSphere/6.7/com.vmware.vsphere.vcenterhost.doc/GUID-4D4B3DF2-D033-4782-A030-3C3600DE5A7F.html>, VMware, Inc., Aug. 3, 2020, 3 pages. cited by applicant

Author Unknown, AppLogic Features, 3TERA, Inc., Jul. 2007, 2 pages. cited by applicant

Author Unknown, Next-Generation Firewalls, Palo Alto Networks, 2013, 1 page. cited by applicant

Basak, D. et al., Virtualizing Networking and Security in the Cloud, ACM SIGOPS Operating Systems Review, 2010, 44(4):86-94. cited by applicant

Casado, M. et al., SANE: A Protection Architecture for Enterprise Networks, Proceedings of the 15th USENIX Security Symposium, Jul. 31-Aug. 4, 2006, 15 pages. cited by applicant

CISCO Systems, Inc., CISCO Identity-Based Firewall Security, 2011, 2 pages. cited by applicant

Cisco, Enabling Service Chaining on Cisco Nexus 1000V Series, 2012, 25 pages. cited by applicant

Dixon, C. et al., An End to the Middle, Proceedings of the 12th Conference on Hot Topics in Operating Systems, USENIX Association, May 2009, 5 pages. cited by applicant

Doyle, L., An Introduction to Smart NICs and Their Benefits, <https://www.techtarget.com/searchnetworking/tip/An-introduction-to-smart-NICs-and-their-benefits>, Jul. 2019, 2 pages. cited by applicant

Grant, S. et al., SmartNIC Performance Isolation with FairNIC: Programmable Networking for the

Cloud, SIGCOMM '20, ACM, Virtual Event, USA, Aug. 10-14, 2020, 13 pages. cited by applicant

Guichard, J. et al., Network Service Chaining Problem Statement, IETF Network Working Group, Jun. 13, 2013, 14 pages. cited by applicant

Harris, J., Accelerating NVME-oF* for VMs with the Storage Performance Development Kit, Flash Memory Summit, Intel Corporation, Santa Clara, CA, Aug. 2017, 18 pages. cited by applicant

Herbert, T. et al., Scaling in the Linux Networking Stack, <https://www.kernel.org/doc/Documentation/networking/scaling.txt>, Jun. 2, 2020, 9 pages. cited by applicant

Ioannidis, S. et al., Implementing a Distributed Firewall, CCS '00, ACM, 2000, 10 pages. cited by applicant

Joseph, D. et al., A Policy-Aware Switching Layer for Data Centers, Electrical Engineering and Computer Sciences, University of California at Berkeley, Technical Report No. UCB/EECS-2008-82, Jun. 24, 2008, 26 pages. cited by applicant

Koponen, T. et al., Network Virtualization in Multi-Tenant Datacenters, Technical Report TR-2013-001E, VMware, Inc., Palo Alto, CA, USA, Aug. 2013, 22 pages. cited by applicant

Levasseur, J. et al., Standardized but Flexible I/O for Self-Virtualizing Devices, Space, 2008, 13(11), 7 pages. cited by applicant

Li, J. et al., DrawerPipe: A Reconfigurable Pipeline for Network Processing on FPGA-Based SmartNIC, Electronics, 2020, 9:59, pp. 1-24. cited by applicant

Litvak, M., Linux—IP-RULE(8): Routing Policy Database Management, <https://man7.org/linux/man-pages/man8/ip-rule.8.html>, Apr. 10, 2014, 5 pages. cited by applicant

Liu, M. et al., Offloading Distributed Applications onto SmartNICs Using iPipe, SIGCOMM '19, ACM, Beijing, China, Aug. 19-23, 2019, pp. 318-333. cited by applicant

Mohammadkhan, A. et al., P4NFV: P4 Enabled NFV Systems with SmartNICs, 2019 IEEE Conference on Network Function Virtualization and Software Defined Networks (NFV-SDN), Nov. 12-14, 2019, 7 pages. cited by applicant

Olds, D., OS Virtualization vs. Hypervisor: Why You Should Offer Both, www.techtarget.com, Oct. 19, 2008, 3 pages. cited by applicant

Pagiamtzis, K. et al., Content-Addressable Memory (CAM) Circuits and Architectures: A Tutorial and Survey, IEEE Journal of Solid-State Circuits, 2006, 41(3):712-727. cited by applicant

Perlroth, N., What is End-to-End Encryption? Another Bull's-Eye on Big Tech, The New York Times, <https://www.nytimes.com/2019/11/19/technology/end-to-end-encryption.html>, Nov. 19, 2019, 4 pages. cited by applicant

Peterson, L. et al., OS Support for General-Purpose Routers, In Proceedings of the Seventh Workshop on Hot Topics in Operating Systems, IEEE, 1999, pp. 38-43. cited by applicant

Pettit, J. et al., Virtual Switching in an Era of Advanced Edges, In Proc. 2nd Workshop on Data Center—Converged and Virtual Ethernet Switching (DCCAVES), vol. 22, ITC, Sep. 2010, 7 pages. cited by applicant

Scarfone, K., et al., Guidelines on Firewalls and Firewall Policy: Recommendations of the National Institute of Standards and Technology, Special Publication 800-41, Revision 1, NIST, U.S. Department of Commerce, 2009, 48 pages. cited by applicant

Sekar, V. et al., Design and Implementation of a Consolidated Middlebox Architecture, 9th USENIX Symposium on Networked Systems Design and Implementation, Apr. 25-27, 2012, 14 pages. cited by applicant

Sherry, J. et al., Making Middleboxes Someone Else's Problem: Network Processing as a Cloud Service, SIGCOMM '12, Aug. 13-17, 2012, 12 pages. cited by applicant

Spalink, T. et al., Building a Robust Software-Based Router Using Network Processors, ACM SIGOPS Operating Systems Review, 2001, 35(5):216-229. cited by applicant

Stojanovski, N. et al., Analysis of Identity Based Firewall Systems, Jun. 2010, 9 pages. cited by applicant

Stojanovski, N. et al., Architecture of a Identity Based Firewall System, Jul. 2011, 9 pages. cited by applicant

Stringer, J. et al., OVS Hardware Offloads Discussion Panel, <http://openvswitch.org/support/ovscon2016/7/1450-stringer.pdf>, Nov. 7, 2016 37 pages. cited by applicant

Suarez, J., Reduce TCO with Arm Based SmartNICs, <https://community.arm.com/arm-community-blogs/b/architectures-and-processors-blog/posts/reduce-tco-with-arm-based-smartnics>, Nov. 14, 2019, 12 pages. cited by applicant

Turner, J. et al., Supercharging PlanetLab—A High Performance, Multi-Application, Overlay Network Platform, ACM SIGCOMM Computer Communication Review, 2007, 37(4):85-96. cited by applicant

Primary Examiner: Tsai; Henry

Assistant Examiner: Franklin; Richard B

Attorney, Agent or Firm: Quarles & Brady LLP

Background/Summary

CROSS-REFERENCE TO RELATED APPLICATION (1) This application is a continuation of U.S. patent application Ser. No. 17/845,661 filed on Jun. 21, 2022, the disclosure of which is incorporated by reference herein.

BACKGROUND

(1) Especially in the datacenter context, programmable smart network interface controllers (NICs) are becoming more commonplace. These smart NICs typically include a central processing unit (CPU), possibly in addition to one or more application-specific integrated circuits (ASICs) or field-programmable gate arrays (FPGAs). These ASICs (or FPGAs) can be designed for packet processing as well as other uses. However, the inclusion of the CPU also allows for more configurability of the smart NICs, thereby enabling the offloading of some tasks from software of a host computer.

BRIEF SUMMARY

(2) Some embodiments provide a method for using a smart NIC to perform a subset of data message processing at a computer that executes a software forwarding element (SFE). The smart NIC stores a small data message classification cache that is regularly updated based on data message processing at the SFE. When the smart NIC receives a data message for processing by the SFE, the smart NIC initially determines (i) whether the data message matches any entries in its data message classification cache and (ii) if so, whether the matched entry is valid. If the matched entry is a valid entry, the smart NIC processes the data message according to the actions specified by that entry without providing the data message to the SFE executing on the host computer.

(3) In some embodiments, the SFE populates the data message classification cache with entries based on the processing results of the SFE. That is, when a data message is passed to the SFE, the SFE processes the data message to arrive at a processing result specifying a set of actions (e.g., to modify specific headers of the data message, to provide the data message to a data compute node executing on the computer, to forward the data message to a particular output interface, etc.). The SFE provides a cache entry to the smart NIC indicating (i) a set of match conditions for data messages belonging to the same data message flow as that processed data message (e.g., a 5-tuple indicating source and destination network addresses, source and destination transport layer ports,

and transport layer protocol) and (ii) the set of actions for the smart NIC to perform on these subsequent data messages. When subsequent data messages belonging to that data message flow are received at the smart NIC, the smart NIC can process these data messages according to the cache entry without requiring the slower processing by the SFE.

(4) As noted, in some embodiments, in addition to determining whether a received data message matches any of the cache entries, the smart NIC also determines whether a matched entry is valid. The data message processing rules used by the forwarding element may be modified (e.g., rules can be deleted, new rules can be added, etc.) in real-time based on, e.g., updates from a network controller. In some embodiments, the most recently updated rules are stored in a set of rules on the smart NIC with timestamps indicating the time the rule was updated. When a rule is updated at the SFE, the SFE provides this rule update to the smart NIC rule set along with a timestamp indicating the time that the rule was changed.

(5) In addition, the cache entries stored at the smart NIC have timestamps. These timestamps can be the time the cache entry was created or the time the cache entry was last matched and validated, in different embodiments. When a cache entry is matched, the smart NIC identifies whether there are any rules in the rule set that are matched by the data message. If no recent rule is found in the rule set for the data message, then the cache entry is assumed to be valid, and the action(s) specified by the cache entry can be taken by the smart NIC. However, if a rule exists in the rule set for the data message, the timestamp of that rule is compared to the matched cache entry. If the timestamp of the matched cache entry is more recent than the rule, then the cache entry is validated, and the action(s) specified by the cache entry can be taken by the smart NIC.

(6) If the timestamp of the matched cache entry is older than the rule, however, then the cache entry is invalid (because it was created based on processing rules at the SFE at least one of which is no longer in force). For instance, if a rule is identified as having been deleted more recently than the cache entry, the cache entry might have been generated based in part on that deleted rule. If a rule is identified as having been added more recently than the cache entry, then the cache entry would not have been generated based on that new rule and therefore might specify incorrect actions to be taken on the data message.

(7) As such, if the timestamp of the matched cache entry is older than the rule, the smart NIC discards the cache entry and passes the data message to the SFE for processing as though there was a cache miss. The SFE processes the data message and provides a new cache entry to the smart NIC for the smart NIC to add to its cache.

(8) In some embodiments, the cache stored on the smart NIC is relatively small. In certain contexts, when the SFE primarily processes data messages for a small number of large data message flows, the primary savings realized by using the smart NIC comes from having cache entries for these large data message flows so that the many data messages belonging to these flows do not need to be passed on for processing by the SFE.

(9) Because the cache is relatively small, once the cache has reached a fixed maximum size, some embodiments evict entries from the cache when new entries are added. Some embodiments utilize a least recently used (LRU) metric or LRU approximation metric to determine which cache entry to evict when a new cache entry is added. Specifically, some embodiments update the timestamps for the cache entries each time a cache entry is matched and then use these timestamps to identify the LRU entry (i.e., the entry with the earliest timestamp). However, updating the timestamps with every received data message and keeping track of the earliest timestamp can be computationally expensive.

(10) Instead, some embodiments store a separate field that is used to approximate the LRU entry. This separate field attempts to identify the oldest timestamp but is updated in a lazy manner. When a cache entry needs to be evicted, the cache entry identified as having the oldest timestamp is chosen and evicted from the cache. If this cache entry is still needed because the flow is ongoing, the system is self-correcting, as the cache entry will be reinstalled after the next data message in the

flow is processed by the SFE.

(11) The rule update table stored on the smart NIC is also size-limited in some embodiments. However, rule updates cannot be simply evicted from the table in the same manner as the cache entries without sacrificing accuracy. Instead, some embodiments regularly clear out both the rule update table and the cache. In different embodiments, the smart NIC clears out the rule update table and cache at regular time intervals or when the rule update table reaches a prespecified size.

(12) In some embodiments, when the smart NIC clears out the rule update table, the SFE rebuilds its data message processing (classifier) data structure (e.g., a set of decision trees, a set of hash tables, etc.). These rules are utilized by the SFE to process data messages prior to their incorporation into the classifier data structure, but at regular intervals (or when enough new rule updates have been received) the SFE rebuilds the classifier so that the faster data message processing enabled by the classifier incorporates these rule updates.

(13) Because the rule updates are no longer stored on the smart NIC to be used for validation of cache entries, the cache entries need to be invalidated to ensure that data messages are not processed using entries based on out-of-date rules. Some embodiments search through the timestamps of the cache entries to identify entries that are newer than any of the rule updates. However, this check is computationally expensive (requiring analysis of all of the timestamps) and it is often easier to rebuild the cache (typically only one data message for each cache entry that is still in use will need to be processed by the SFE in order to regenerate the cache entry).

(14) Some embodiments use a set of multiple caches in order to avoid invalidating all of the cache entries. Specifically, at regular intervals (that are shorter than the time between cache invalidations due to rule update table removal), the smart NIC creates a new cache and releases (deletes) the oldest cache. When data messages arrive, the smart NIC uses any of a number of different algorithms (e.g., round robin, randomization, etc.) to select which of the current caches is queried. If no cache entry is found for a data message, the data message is sent to the SFE for processing and a cache entry for that data message flow will then be installed in the selected cache. As a result, the most common data message flows will have entries in all of the caches. The timing of the new cache creation is such that when the classifier is rebuilt and the rule update table removed, the newest cache is more recent than the last rule update and therefore this cache does not need to be invalidated. Even if this cache is not completely updated, it will typically include entries for the most common data message flows and therefore still be useful.

(15) The preceding Summary is intended to serve as a brief introduction to some embodiments of the invention. It is not meant to be an introduction or overview of all inventive subject matter disclosed in this document. The Detailed Description that follows and the Drawings that are referred to in the Detailed Description will further describe the embodiments described in the Summary as well as other embodiments. Accordingly, to understand all the embodiments described by this document, a full review of the Summary, Detailed Description and the Drawings is needed. Moreover, the claimed subject matters are not to be limited by the illustrative details in the Summary, Detailed Description, and the Drawings, but rather are to be defined by the appended claims, because the claimed subject matters can be embodied in other specific forms without departing from the spirit of the subject matters.

Description

BRIEF DESCRIPTION OF THE DRAWINGS

(1) The novel features of the invention are set forth in the appended claims. However, for purpose of explanation, several embodiments of the invention are set forth in the following figures.

(2) FIG. 1 conceptually illustrates the hardware of a smart NIC of some embodiments that can be configured to perform data message processing using a cache with entries generated by a software

forwarding element executing on the computer for which the smart NIC is the interface.

(3) FIG. 2 conceptually illustrates the NIC OS of a smart NIC of some embodiments.

(4) FIG. 3 conceptually illustrates a process for processing a data message received at a smart NIC.

(5) FIG. 4 conceptually illustrates an example of a smart NIC processing a data message according to a valid cache entry.

(6) FIGS. 5A-5B conceptually illustrate an example of a smart NIC identifying that a data message matches an out-of-date cache entry and providing the data message to an SFE for processing.

(7) FIG. 6 conceptually illustrates a process of some embodiments for deleting the rules in the rule update table and correspondingly invalidating a cache.

(8) FIGS. 7A-C conceptually illustrate the use of sliding window caches such that a cache with valid entries remains when a rule update table is deleted.

(9) FIG. 8 conceptually illustrates an electronic system with which some embodiments of the invention are implemented.

DETAILED DESCRIPTION

(10) In the following detailed description of the invention, numerous details, examples, and embodiments of the invention are set forth and described. However, it will be clear and apparent to one skilled in the art that the invention is not limited to the embodiments set forth and that the invention may be practiced without some of the specific details and examples discussed.

(11) Some embodiments provide a method for using a smart NIC to perform a subset of data message processing at a computer that executes a software forwarding element (SFE). The smart NIC stores a small data message classification cache that is regularly updated based on data message processing at the SFE. When the smart NIC receives a data message for processing by the SFE, the smart NIC initially determines (i) whether the data message matches any entries in its data message classification cache and (ii) if so, whether the matched entry is valid. If the matched entry is a valid entry, the smart NIC processes the data message according to the actions specified by that entry without providing the data message to the SFE executing on the host computer.

(12) The smart NIC, in some embodiments, is a configurable network interface controller that includes a general-purpose CPU (typically low-power compared to the processor of the computer for which the smart NIC acts as the network interface) in addition to one or more application-specific circuits (e.g., data message processing circuits). FIG. 1 conceptually illustrates the hardware of a smart NIC **100** of some embodiments that can be configured to perform data message processing using a cache with entries generated by a software forwarding element executing on the computer for which the smart NIC is the interface. As shown, the smart NIC **100** includes its own general-purpose (x86) CPU **105**, a set of application-specific integrated circuit (ASICs) **110**, memory **115**, and a configurable PCIe interface **120**. The ASICs **110**, in some embodiments, include at least one I/O ASIC that handle the processing of data messages forwarded to and from the computer, and are at least partly controlled by the CPU **105**. In some embodiments, either in addition to or as an alternative to the ASICs, the smart NIC may include a set of configurable field-programmable gate arrays (FPGAs).

(13) The configurable PCIe interface **120** enables connection of the smart NIC **100** to the other physical components of a computer system (e.g., the x86 CPU, memory, etc.) via the PCIe bus of the computer system. Via this configurable PCIe interface, the smart NIC **100** can present itself to the computer system as a multitude of devices, including a data message processing NIC, a hard disk (using non-volatile memory express (NVMe) over PCIe), or other types of devices. The CPU **105** executes a NIC operating system (OS) in some embodiments that controls the ASICs **110** and can perform other operations as well. In some embodiments, a data message processing ASIC **110** stores the cache entries and performs the operations matching data messages to these cache entries, while the CPU **105** stores rule updates, performs validation of matched cache entries, and manages cache entry invalidation.

(14) FIG. 2 conceptually illustrates the NIC OS **200** of a smart NIC **205** of some embodiments. The

NIC OS **200** is executed, in some embodiments, by the CPU of the smart NIC (e.g., CPU **105**).

This NIC OS **200** includes a PCIe driver **210**, a virtual switch **220**, and other functions **215**.

(15) The PCIe driver **210** includes multiple physical functions **225**, each of which is capable of instantiating multiple virtual functions **230**. These different physical functions **225** enable the smart NIC to present as multiple different types of devices to the computer system to which it attaches via its PCIe bus. For instance, the smart NIC can present itself as a network adapter (for processing data messages to and from the computer system) as well as a non-volatile memory express (NVMe) disk in some embodiments.

(16) The NIC OS **200** of some embodiments is capable of executing a virtualization program (similar to a hypervisor) that enables sharing resources (e.g., memory, CPU resources) of the smart NIC among multiple machines (e.g., VMs) if those VMs execute on the computer. The virtualization program can provide compute virtualization services and/or network virtualization services similar to a managed hypervisor in some embodiments. These network virtualization services, in some embodiments, include segregating data messages into different private (e.g., overlay) networks that are defined over the physical network (shared between the private networks), forwarding the data messages for these private networks (e.g., performing switching and/or routing operations), and/or performing middlebox services for the private networks.

(17) To implement these network virtualization services, the NIC OS **200** of some embodiments executes the virtual switch **220**. The virtual switch **220** enables the smart NIC to perform software-defined networking and provide the I/O ASIC **235** of the smart NIC **205** with a set of flow entries (e.g., the cache entries described herein) so that the I/O ASIC **235** can perform flow processing offload (FPO) for the computer system in some embodiments. The I/O ASIC **235**, in some embodiments, receives data messages from the network and transmits data messages to the network via one or more physical network ports **240**.

(18) The other functions **215** executed by the NIC operating system **200** of some embodiments can include various other operations, including operations not directly related to data message processing (e.g., operations for a machine-learning system). In addition, the NIC operating system **200** (either the virtual switch **220** or other functions **215** of the operating system) may perform various cache entry validation and invalidation operations and maintain a rule update table used to perform the cache entry validation.

(19) As noted, the smart NIC of some embodiments processes data messages using cache entries (e.g., cache entries installed by a software forwarding element (SFE) executing on a computer for which the smart NIC is the interface) such that at least a subset of the data messages received at the smart NIC can be processed without a need to provide the data messages to the SFE. Data message processing by the smart NIC ASIC tends to be faster than processing by the SFE, even before accounting for the savings realized by avoiding the need to pass the data messages to and from the computer (e.g., via the PCIe interface).

(20) FIG. 3 conceptually illustrates a process **300** for processing a data message received at a smart NIC. The process **300** is performed at least in part by the CPU of the smart NIC. In some embodiments, a data message processing ASIC (or FPGA) of the smart NIC performs some of the operations as well (e.g., identifying matching entries for data messages). The process **300** will be described in part by reference to FIGS. 4 and 5A-B, which illustrate examples of the use of a cache on a smart NIC to process data messages. The process **300**, in some embodiments, is performed for each data message received at the smart NIC (in many cases, the process is performed in parallel for numerous data messages).

(21) As shown, the process **300** begins by receiving (at **305**) a data message at the smart NIC. In some embodiments, the SFE (and thus the smart NIC) primarily processes data messages received from outside the computer. The SFE can be configured to process these data messages and then deliver the data messages to another application executing on the computer, to process the data messages and forward the data messages to another destination (or return a data message to the

source), etc. For instance, the computer might execute a domain name system (DNS) server, a dynamic host configuration protocol (DHCP) server, or an address resolution protocol (ARP) proxy that receives messages (e.g., DNS requests, DHCP requests, ARP requests) and sends replies. In some embodiments, the SFE for which the smart NIC processes data messages represents one or more virtualized network functions (VNFs) executing on the computer, with the actions taken by the VNF(s) incorporated into the cache entries. Other examples include various machine learning applications, such as a computer executing a parameter server for one or more ML models.

(22) In addition, in certain situations, the smart NIC receives data messages originating from the computer (e.g., from virtual machines (VMs) or other data compute nodes executing on the computer). However, such data messages would typically require initial processing by the SFE on the computer (e.g., a virtual switch) in order for the SFE to determine that the data message should be sent to the smart NIC for processing. In some such embodiments, the SFE only offloads to the smart NIC data messages that the SFE knows can be handled by the smart NIC, because having the SFE pass a data message to the smart NIC only for the data message to be returned to the SFE for processing is inefficient.

(23) The process **300** then matches (at **310**) the received data message against a classification cache stored on the smart NIC. In some embodiments, the smart NIC stores a classification cache with cache entries populated by the SFE based on data message processing results at the SFE. In some embodiments, each cache entry includes (i) a set of match conditions for data messages belonging to the same data message flow as that processed data message and (ii) a set of actions for the smart NIC to perform on these subsequent data messages (e.g., to modify specific headers of the data message, to provide the data message to a data compute node executing on the computer, to forward the data message to a particular output interface, etc.).

(24) In some embodiments, the cache entries all match on the same message header fields, such as a connection 5-tuple of source and destination network (e.g., IP) addresses, transport layer protocol, and source and destination transport layer port numbers. Using the same set of message header fields for all cache entries speeds up processing, in some embodiments, because one set of fields can be extracted and matched against all of the cache entries at once. Other embodiments, however, allow for different cache entries to match on different sets of message header fields. In some embodiments, the smart NIC performs the match operation in a manner dictated by a message processing ASIC of the smart NIC (e.g., using a hash of the data message header fields).

(25) Next, the process **300** determines (at **315**) whether a matching cache entry is found for the data message. If the data message is the first data message in a flow received at the smart NIC, or the first received in a long enough period of time that a previous entry has been removed from the cache, then the smart NIC classification cache will not have a matching entry for the data message. If no cache entry is found, the process **300** proceeds to **345**, which is described below.

(26) On the other hand, when a matching cache entry is found for the data message, the process determines whether this matched entry is still valid. The data message processing rules used by the SFE may be modified (e.g., rules can be deleted, new rules can be added, etc.) in real-time based on, e.g., updates from a network management and control system. As such, a cache entry for a data message flow could have been created prior to a rule update that affects how the data message flow should be processed. Rather than invalidating some or all cache entries every time a rule update is received, the smart NIC validates cache entries each time one of the entries is matched by storing the most recently updated rules in a rule table (or other data structure) along with timestamps indicating the time that the rule was updated (e.g., when the update was received by the SFE). In some embodiments, when a rule is updated at the SFE, the SFE provides this rule update to the smart NIC rule set along with a timestamp indicating the time that the rule was changed.

(27) Thus, the process **300** determines (at **320**) whether the rule set (e.g., rule update table) stored on the smart NIC includes one or more rules matched by the received data message. The rule updates, in some embodiments, do not necessarily match on the same data message header fields,

because rule updates may not be rules for a specific flow. As examples, rules implementing new static routes might match on ranges of network addresses and new firewall rules could match on groups of network or data link layer addresses, groups of transport layer port numbers, or other criteria. The list of new rules, however, is generally not that large and therefore will not necessarily be processing or time-intensive to search. It should be noted that, for faster processing, some embodiments perform this check for all data messages while the data message is matched against the cache entries so that if a match is found in the cache any matching rule updates will already have been found.

(28) If the data message does not match any of the rule updates stored on the smart NIC, the process does not need to perform any additional validation because the cache entry can be assumed to be valid. Thus, the process **300** processes (at **325**) the data message according to the matched cache entry. That is, the smart NIC applies the action or actions specified by the cache entry to the data message. These actions may include dropping the data message, modifying one or more header fields of the data message, outputting the data message via a particular physical port of the smart NIC, providing the data message to a particular data compute node on the computer (e.g., via a physical or virtual function of the smart NIC), etc.

(29) In some embodiments, the process **300** also updates (at **330**) the timestamp of the matched cache entry, then ends. Some embodiments do not update these timestamps, such that the timestamp of each cache entry is always the creation time of that entry. Other embodiments update the timestamp each time a cache entry is used or update cache entries only some of the time. For instance, some embodiments update cache entry timestamps randomly in a non-deterministic manner so that most of the time the timestamp is not updated but a small percentage of the time the timestamp is updated. From a consistency standpoint, updating the timestamp is not necessary and takes additional processing power and time (because if a rule update requires invalidation of a cache entry, the cache entry will not make it to the timestamp update). However, as described in more detail below, the timestamp information is useful for determining which cache entries to evict if the cache reaches a maximum size.

(30) If the data message matches at least one of the rules stored on the smart NIC, the process **300** determines (at **335**) whether the timestamp of the matched cache entry is more recent than the timestamp of the matching rule or rules (e.g., the most recent rule updated that the data message matches). In some embodiments, both the rule updates and the cache entry have timestamps. The rule update timestamps indicate the time that the rule was changed at the SFE while the cache entry timestamps indicate either the time the cache entry was created or the time the cache entry was last matched and validated, in different embodiments. Cache entries that have earlier timestamps than one or more rule updates that could change the processing of data messages matching the cache entries should not be used because these could result in data messages being processed according to out-of-date rules. However, if the cache entry is newer than any of these rule updates, then the cache entry was generated according to the most up-to-date set of rules for the data message flow.

(31) As such, if the timestamp of the cache entry is more recent than the timestamp of any rule updates matched by the data message, the cache entry is validated and the process **300** proceeds to **325**, described above (as though no rules in the rule updates match the data message). FIG. 4 conceptually illustrates an example of a smart NIC **400** processing a data message according to a valid cache entry over two stages **405-410**. As shown, the smart NIC **400** includes a classification cache **415** and a rule update set **420**. For simplicity, the cache **415** includes only two entries and the rule update set **420** only includes two rule updates. Each of the cache entries specifies (i) a connection 5-tuple against which received data messages are matched, (ii) a set of actions to take on matching data messages, and (iii) a timestamp. These timestamps, as previously described, may be either the initial creation time of the cache entry or the time the entry was last used.

(32) The rule updates each specify a set of match conditions as well as actions and timestamps. It should be noted that while the rule updates are shown as rules that include actions, in some

embodiments, the rule updates simply specify match conditions (with timestamps) as the specified actions are not meaningful because the smart NIC is only determining whether the data message matches any of these rules. Furthermore, the rule updates could relate to rules being added, modified, or deleted from the SFE.

(33) In the first stage **405**, the smart NIC **400** receives a data message **425**. This data message is a TCP data message with a source IP address 10.10.10.2, a destination IP address 20.20.20.1, a source port number 25, and a destination port number 80. As such, the data message matches the first entry in the classification cache **415** with a timestamp of 14:09:51 on 3/27/2022, specifying to drop matching data messages (shown in bold). As a result, the smart NIC **400** also determines whether the data message matches any of the rule updates, thereby identifying a matching rule update with a timestamp of 14:09:20 on 3/27/2022 (also shown in bold).

(34) Because the timestamp of the matched cache entry is later than the matched rule update, that rule update was accounted for in the generation of the cache entry (in fact, the rule update could be the reason for the drop action) and thus the cache entry is valid. As such, in the second stage **410**, the smart NIC drops the data message **425**.

(35) Returning to FIG. 3, if the timestamp of the matched cache entry is older than the rule update (or, in some embodiments, exactly the same as the timestamp of the rule update), then the cache entry is assumed to be invalid and the process **300** discards (at **340**) the cache entry. For instance, if a rule is identified as having been deleted more recently than the cache entry, the cache entry might have been generated based in part on that deleted rule. If a rule is identified as having been added more recently than the cache entry, then the cache entry would not have been generated based on that new rule and therefore might specify incorrect actions to be taken on the data message. The smart NIC, in some embodiments, evicts the entry from the cache.

(36) The process **300** also provides (at **345**) the data message to the SFE executing on the computer for the SFE to process. As noted, in different embodiments, this SFE could be a virtual switch, a combination of software forwarding elements such as one or more virtual switches and/or virtual routers, a virtualized or containerized network function operating on a VM or container, or other set of data message processing operations. The smart NIC provides the data message to the SFE via a physical or virtual function in some embodiments.

(37) The SFE then processes the data message to determine a set of actions to apply to the data message and applies these actions to the data message (which may involve sending the data message out via an interface of the smart NIC). After the SFE processes the data message, the SFE also provides a new cache entry to the smart NIC. The process **300** installs (at **350**) this new cache entry in its classification cache, then ends. In some embodiments, the smart NIC CPU receives the cache entry and adds the cache entry to a cache stored by the data message processing ASIC of the smart NIC.

(38) FIGS. 5A-5B conceptually illustrate an example of the smart NIC **400** identifying that a data message matches an out-of-date cache entry and providing the data message to an SFE **500** for processing over three stages **505-515**. In the first stage **505**, the smart NIC **400** receives a data message **520**. This data message is a TCP data message with a source IP address 10.10.10.1, a destination IP address 30.30.30.1, a source port number 15, and a destination port number 443. As such, the data message matches the second entry in the classification cache **415** with a timestamp of 14:10:31 on 3/27/2022, specifying to output matching data messages to interface IF2 (shown in bold). As a result, the smart NIC **400** also determines whether the data message matches any of the rule updates, thereby identifying a matching rule update with a timestamp of 14:12:02 on 3/27/2022 (also shown in bold).

(39) Because the timestamp of the matched cache entry is earlier than the matched rule update, the cache entry is out of date and may not provide the correct action for the data message **520**. As such, in the second stage **510**, the smart NIC **400** provides the data message (e.g., via a physical or virtual function or via a different data pathway) to the SFE **500** executing on a computer to which

the smart NIC is attached. The SFE **500** processes the data message **520** and, as a result of this processing, provides a new cache entry **525** to the smart NIC **400** in the third stage **515**. The smart NIC **400** installs this new cache entry (shown in bold) into the classification cache **415**. Potentially based on the rule update identified in the first stage **505**, the new cache entry (with a timestamp of 14:20:04 on 3/27/2022) specifies to drop subsequent data messages belonging to this data flow.

(40) In some embodiments, the cache stored on the smart NIC is relatively small (e.g., may only hold several dozen cache entries) due to size limitations of the smart NIC and/or a desire for very fast processing of incoming data messages. In certain contexts, when the SFE primarily processes data messages for a small number of large data message flows, the primary savings realized by using the smart NIC comes from having cache entries for these large data message flows so that the many data messages belonging to these flows do not need to be passed on for processing by the SFE. For instance, in a distributed machine learning context, if the smart NIC is located at a parameter server, very large flows providing parameter data may be received on a regular basis.

(41) Because of the small cache size, once the cache has reached a fixed maximum size, some embodiments evict entries from the cache as new entries are added. To determine which existing cache entry should be evicted when a new cache entry is added from the SFE, some embodiments utilize a least recently used (LRU) metric or LRU approximation metric. As described above, some embodiments update the cache entry timestamps each time a data message matches a cache entry and that entry is validated. In this case, the cache entry with the earliest timestamp is the LRU entry and can be evicted. This same metric can be used in the case that the cache entry timestamps are only updated occasionally (e.g., every X data messages or on a random basis), if updating the cache entries with every data message is too time-consuming.

(42) Even when the timestamps are only updated occasionally, keeping track of the earliest timestamp (or identifying the earliest timestamp each time a new cache entry is added) can be computationally expensive. Instead, some embodiments store a separate field that is used to approximate an identification of the LRU cache entry. This separate field attempts to identify the oldest timestamp but is updated in a lazy manner. When a cache entry needs to be evicted, the cache entry identified by this separate field as having the oldest timestamp is chosen and evicted from the cache.

(43) If using any approximation metric to evict cache entries (or even when updating timestamps with every data message and then using these timestamps for eviction), it is possible that a cache entry for an ongoing data message flow will be evicted from the cache. However, the system is self-correcting in this case, in that the processing of this data message flow will not be adversely affected. The next data message will take slightly longer to process because it will be passed to the SFE and the cache entry regenerated, but the data message will still be processed correctly and the cache entry will be reinstalled.

(44) In some embodiments, the rule update table stored on the smart NIC is also size-limited. However, whereas the cache entries can be evicted without any concern that data messages will be processed incorrectly, the same does not apply to rule updates. If a rule update is removed from the update table, it is possible that some of the existing cache entries will be invalid but still used for processing data messages. While it is possible to identify each cache entry that is potentially affected by a rule update and evict these entries from the cache when removing a rule update from the table, this would be a very computationally intensive process and thus an inefficient use of resources.

(45) Instead, some embodiments regularly clear out the entire rule update table while also invalidating the entire cache. In some embodiments, the smart NIC clears out the entire rule update table and invalidates the cache at regular time intervals (e.g., every 30 seconds, every 5 minutes, etc.). These time intervals, in some embodiments, are related to the typical frequency of rule updates in a system. In different systems, rules may be updated often due to, e.g., regular migration of VMs and/or containers or very irregularly in a more static system. In other embodiments, the

smart NIC clears out the entire rule update table and invalidates the cache when the rule update table reaches a prespecified maximum size.

(46) FIG. 6 conceptually illustrates a process **600** of some embodiments for deleting the rules in the rule update table and correspondingly invalidating a cache. The process **600** is performed by a smart NIC in some embodiments that operates to process data messages as described above by reference to the process **300**.

(47) As shown, the process **600** begins by receiving (at **605**) a new rule update to add to the rule update table. In some embodiments, the smart NIC receives rule updates directly from a controller that also sends the rule updates to the SFE. In other embodiments, the SFE is configured to provide rule updates to the smart NIC as those updates are received at the SFE. In some embodiments, the rule updates provided to the smart NIC specify the entire rule (i.e., the match conditions and actions, whether the rule is added, deleted, or modified, etc.). In other embodiments, only the match conditions for the rule update are provided to the smart NIC, as only these match conditions are necessary to determine whether or not a cache entry is valid or not.

(48) The process **600** then adds (at **610**) the rule update to the rule update table. As noted, different embodiments may delete the rules of the rule update table based on different criteria (e.g., reaching a maximum size, a timer). In this example, the rule update table is cleared out and the cache invalidated when the table reaches a maximum number of updates.

(49) Thus, upon adding the rule update to the table, the process **600** determines (at **615**) whether the rule update table has reached a maximum size. In some embodiments, the smart NIC makes this determination when the number of updates in the rule update table comes within a particular number of the maximum size, to avoid receiving a batch of updates that pushes the table past the maximum size. Other embodiments wait until the number of rule updates reaches all the way to maximum size that can be held in the table. If the rule update table has not reached the maximum size, the process **600** ends, as there is no need to clear out the table and/or cache.

(50) However, if the rule update table has reached the maximum size, the process **600** notifies (at **620**) the SFE to rebuild its classifier. In some embodiments, when the smart NIC clears the rule update table, the SFE rebuilds its classifier data structure used for data message processing.

Depending on the type of SFE, this classifier can be a set of decision trees, a set of hash tables, or another data structure that amalgamates the rules enforced by the SFE. A typical SFE does not rebuild its classifier every time a rule update is received, because the rebuild process is resource intensive. In a dynamic environment with quickly changing rules (e.g., due to migration of data compute nodes), the SFE could be constantly rebuilding its classifier data structure.

(51) Instead, the classifier rebuilds its data structure at time intervals or after the receipt of a particular number of rules. It should be noted that the SFE nevertheless applies any new rule updates to its data message processing right away, prior to incorporating these rule updates into the classifier data structure (doing otherwise would risk the continued processing of data messages with outdated rules). The SFE applies these rule updates outside of its classifier data structure, then rebuilds the classifier so that the faster data message processing enabled by the classifier incorporates these rule updates.

(52) The process **600** also removes (at **625**) the rule update table (or removes all of the rule updates from the rule update table) and invalidates at least a subset of the cache entries, then ends. Because the smart NIC no longer stores these rule updates and therefore cannot use the rule updates to validate matched cache entries, the smart NIC invalidates these cache entries to ensure that data messages are not processed using entries based on out-of-date rules. Some embodiments simply invalidate all of the cache entries and allow the valid entries to be generated and reinstalled by the SFE data message processing for those data message flows. Other embodiments search through the timestamps of the cache entries to identify entries that are newer than any of the rule updates. However, if the rule update table is deleted right after receiving a rule update (rather than after a predetermined time interval), very few (if any) of the cache entries will be newer than the most

recent rule update, even if timestamps are updated with the processing of each data message. Additionally, even if the rule update table is deleted after a predetermined time interval, determining which cache entries remain valid is computationally expensive, as it requires analysis of all of the timestamps of the rule updates as well as the cache entries. Given this, it is often easier to simply rebuild the cache based on data message processing of the SFE.

(53) Some embodiments, to avoid either (i) invalidating all of the cache entries or (ii) comparing timestamps between cache entries and rule updates, use a sliding window technique with a set of multiple caches with different creation times. At regular intervals (a shorter interval than the time interval between rule update table removals), the smart NIC creates a new (empty) cache and deletes the oldest cache. For instance, if the rule update table is deleted every 15 minutes, the new caches could be created every 5 minutes (but offset from the rule update removal by 1 minute so that the newest cache is always created 1 minute prior to the rule update removal).

(54) When a data message arrives, the smart NIC selects one of the current caches to query for a matching cache entry. In different embodiments, the smart NIC may use a round robin algorithm to select the cache for each data message, a randomization technique (e.g., hashing a set of header values that vary between data messages of a data flow so that an individual flow is not always matched against the same cache), etc. If the selected cache does not have a matching cache entry for the data message, the data message is sent to the SFE executing on the host computer (as described above) and a new cache entry is generated and installed in that cache. As a result of the data messages for a flow being sent to the different caches, the SFE will install entries in all of the caches for the most common data message flows.

(55) Thus, when the SFE classifier is rebuilt and the rule update table is removed, the most recently created cache should be more recent than the last rule update. This most recent cache does not need to be invalidated, even without checking all of the cache entry and rule update timestamps. Even if this most recent cache does not have an entry for every ongoing flow, it will typically include entries for the most common data message flows and is therefore still useful.

(56) FIGS. 7A-C conceptually illustrate the use of sliding window caches such that a cache with valid entries remains when a rule update table is deleted. FIG. 7A shows the two classification caches **705** and **710**, as well as a rule update table **715**, stored by a smart NIC **700** at a time 14:30:00. The first cache **705**, created at time 14:20:00, includes entries for four data message flows. As shown by the timestamps, these four cache entries were created in the last ten minutes. The second cache **710**, created at time 14:25:00, also includes entries for four data message flows (created in the last five minutes). Three of the data message flows in the first cache **705** are also present in the second cache **710**, while one of the flows in each of the caches is not present in the other. In addition, at this point in time, three rule updates are present in the rule update table **715**. The most recent of these three rule updates has a timestamp of 14:29:45.

(57) In the smart NIC **700**, each cache lasts for ten minutes and a new cache is created every five minutes (while deleting the oldest cache). As such, at time 14:30:00, the first cache **705** is invalidated. FIG. 7B illustrates the smart NIC **700** at time 14:30:05 (five seconds later), at which point a new cache **720** has been created. At this point, the new cache **720** does not yet have any entries installed, but the second cache **710** still has all of its cache entries that can be used to process data messages for which it is the selected cache.

(58) FIG. 7C illustrates the smart NIC **700** at 14:31:00, at which time the rule update set **715** is removed and the oldest existing cache **710** is invalidated because its creation time is older than the latest rule update. By this time, the recently created cache **720** has entries for three of the data message flows that are also present in the now-invalidated cache **710**, so any data messages belonging to these flows can still be processed if this cache is selected. Furthermore, the smart NIC will subsequently create another cache and new entries will be installed in that cache.

(59) FIG. 8 conceptually illustrates an electronic system **800** with which some embodiments of the invention are implemented. The electronic system **800** may be a computer (e.g., a desktop

computer, personal computer, tablet computer, server computer, mainframe, a blade computer etc.), phone, PDA, or any other sort of electronic device. Such an electronic system includes various types of computer readable media and interfaces for various other types of computer readable media. Electronic system **800** includes a bus **805**, processing unit(s) **810**, a system memory **825**, a read-only memory **830**, a permanent storage device **835**, input devices **840**, and output devices **845**.

(60) The bus **805** collectively represents all system, peripheral, and chipset buses that communicatively connect the numerous internal devices of the electronic system **800**. For instance, the bus **805** communicatively connects the processing unit(s) **810** with the read-only memory **830**, the system memory **825**, and the permanent storage device **835**.

(61) From these various memory units, the processing unit(s) **810** retrieve instructions to execute and data to process in order to execute the processes of the invention. The processing unit(s) may be a single processor or a multi-core processor in different embodiments.

(62) The read-only-memory (ROM) **830** stores static data and instructions that are needed by the processing unit(s) **810** and other modules of the electronic system. The permanent storage device **835**, on the other hand, is a read-and-write memory device. This device is a non-volatile memory unit that stores instructions and data even when the electronic system **800** is off. Some embodiments of the invention use a mass-storage device (such as a magnetic or optical disk and its corresponding disk drive) as the permanent storage device **835**.

(63) Other embodiments use a removable storage device (such as a floppy disk, flash drive, etc.) as the permanent storage device. Like the permanent storage device **835**, the system memory **825** is a read-and-write memory device. However, unlike storage device **835**, the system memory is a volatile read-and-write memory, such a random-access memory. The system memory stores some of the instructions and data that the processor needs at runtime. In some embodiments, the invention's processes are stored in the system memory **825**, the permanent storage device **835**, and/or the read-only memory **830**. From these various memory units, the processing unit(s) **810** retrieve instructions to execute and data to process in order to execute the processes of some embodiments.

(64) The bus **805** also connects to the input and output devices **840** and **845**. The input devices enable the user to communicate information and select commands to the electronic system. The input devices **840** include alphanumeric keyboards and pointing devices (also called “cursor control devices”). The output devices **845** display images generated by the electronic system. The output devices include printers and display devices, such as cathode ray tubes (CRT) or liquid crystal displays (LCD). Some embodiments include devices such as a touchscreen that function as both input and output devices.

(65) Finally, as shown in FIG. **8**, bus **805** also couples electronic system **800** to a network **865** through a network adapter (not shown). In this manner, the computer can be a part of a network of computers (such as a local area network (“LAN”), a wide area network (“WAN”), or an Intranet, or a network of networks, such as the Internet. Any or all components of electronic system **800** may be used in conjunction with the invention.

(66) Some embodiments include electronic components, such as microprocessors, storage and memory that store computer program instructions in a machine-readable or computer-readable medium (alternatively referred to as computer-readable storage media, machine-readable media, or machine-readable storage media). Some examples of such computer-readable media include RAM, ROM, read-only compact discs (CD-ROM), recordable compact discs (CD-R), rewritable compact discs (CD-RW), read-only digital versatile discs (e.g., DVD-ROM, dual-layer DVD-ROM), a variety of recordable/rewritable DVDs (e.g., DVD-RAM, DVD-RW, DVD+RW, etc.), flash memory (e.g., SD cards, mini-SD cards, micro-SD cards, etc.), magnetic and/or solid state hard drives, read-only and recordable Blu-Ray® discs, ultra-density optical discs, any other optical or magnetic media, and floppy disks. The computer-readable media may store a computer program that is executable by at least one processing unit and includes sets of instructions for performing

various operations. Examples of computer programs or computer code include machine code, such as is produced by a compiler, and files including higher-level code that are executed by a computer, an electronic component, or a microprocessor using an interpreter.

(67) While the above discussion primarily refers to microprocessor or multi-core processors that execute software, some embodiments are performed by one or more integrated circuits, such as application specific integrated circuits (ASICs) or field programmable gate arrays (FPGAs). In some embodiments, such integrated circuits execute instructions that are stored on the circuit itself.

(68) As used in this specification, the terms “computer”, “server”, “processor”, and “memory” all refer to electronic or other technological devices. These terms exclude people or groups of people. For the purposes of the specification, the terms display or displaying means displaying on an electronic device. As used in this specification, the terms “computer readable medium,” “computer readable media,” and “machine readable medium” are entirely restricted to tangible, physical objects that store information in a form that is readable by a computer. These terms exclude any wireless signals, wired download signals, and any other ephemeral signals.

(69) This specification refers throughout to computational and network environments that include virtual machines (VMs). However, virtual machines are merely one example of data compute nodes (DCNs) or data compute end nodes, also referred to as addressable nodes. DCNs may include non-virtualized physical hosts, virtual machines, containers that run on top of a host operating system without the need for a hypervisor or separate operating system, and hypervisor kernel network interface modules.

(70) VMs, in some embodiments, operate with their own guest operating systems on a host using resources of the host virtualized by virtualization software (e.g., a hypervisor, virtual machine monitor, etc.). The tenant (i.e., the owner of the VM) can choose which applications to operate on top of the guest operating system. Some containers, on the other hand, are constructs that run on top of a host operating system without the need for a hypervisor or separate guest operating system. In some embodiments, the host operating system uses name spaces to isolate the containers from each other and therefore provides operating-system level segregation of the different groups of applications that operate within different containers. This segregation is akin to the VM segregation that is offered in hypervisor-virtualized environments that virtualize system hardware, and thus can be viewed as a form of virtualization that isolates different groups of applications that operate in different containers. Such containers are more lightweight than VMs.

(71) Hypervisor kernel network interface modules, in some embodiments, is a non-VM DCN that includes a network stack with a hypervisor kernel network interface and receive/transmit threads. One example of a hypervisor kernel network interface module is the vmknix module that is part of the ESXi™ hypervisor of VMware, Inc.

(72) It should be understood that while the specification refers to VMs, the examples given could be any type of DCNs, including physical hosts, VMs, non-VM containers, and hypervisor kernel network interface modules. In fact, the example networks could include combinations of different types of DCNs in some embodiments.

(73) While the invention has been described with reference to numerous specific details, one of ordinary skill in the art will recognize that the invention can be embodied in other specific forms without departing from the spirit of the invention. In addition, a number of the figures (including FIGS. 3 and 6) conceptually illustrate processes. The specific operations of these processes may not be performed in the exact order shown and described. The specific operations may not be performed in one continuous series of operations, and different specific operations may be performed in different embodiments. Furthermore, the process could be implemented using several sub-processes, or as part of a larger macro process. Thus, one of ordinary skill in the art would understand that the invention is not to be limited by the foregoing illustrative details, but rather is to be defined by the appended claims.

Claims

1. A system, comprising: a network interface configured to receive a first data message; a virtual switch coupled to the network interface; a memory configured to store a classification cache and a rule set, the classification cache comprising a first cache entry associated with a first timestamp, the rule set comprising a first rule associated with a second timestamp; and a processor coupled to the memory, the processor being configured to: determine a match between the first data message and the first cache entry; in response to the first data message matching the first cache entry, determine a validity of the first cache entry based at least on the rule set; and in response to the first cache entry being valid, processing the first data message based at least on the first cache entry; wherein a classification cache is stored with cache entries based on data message processing results, each cache entry including a set of match conditions for data messages belonging to the same data message flow and a set of actions for the smart network interface controller to perform on subsequent data messages belonging to the same data message flow.
2. The system of claim 1, wherein the virtual switch comprises a software forwarding element (SFE) configured to generate the first cache entry.
3. The system of claim 1, wherein the processor is further configured to pass the first data message to the virtual switch in response to the first data message not matching the first cache entry.
4. The system of claim 1, wherein the processor is further configured to determine a relationship between the first rule and the first cache entry.
5. The system of claim 1, wherein the processor is further configured to compare the first timestamp to the second timestamp.
6. The system of claim 1, wherein the first timestamp indicates a time the first cache entry was created or a time the first cache entry was last matched.
7. The system of claim 1, wherein the rule set is updated based at least on an update from a network controller.
8. The system of claim 1, wherein the processor is further configured to create a second cache entry and delete the first cache entry at a predetermined interval.
9. A system comprising: a network interface configured to receive a first data message; a virtual switch coupled to the network interface; a memory configured to store a classification cache and a rule set, the classification cache comprising a first cache entry, and the rule set comprising a first rule; and a processor coupled to the memory, the processor being configured to: determine a match between the first data message and the first cache entry; in response to the first data message matching the first cache entry, determine a validity of the first cache entry based at least on the rule set; and in response to the first cache entry being valid, processing the first data message based at least on the first cache entry; wherein a classification cache is stored with cache entries based on data message processing results, each cache entry including a set of match conditions for data messages belonging to the same data message flow and a set of actions for the smart network interface controller to perform on subsequent data messages belonging to the same data message flow.
10. The system of claim 9, wherein the virtual switch comprises a software forwarding element (SFE) configured to generate the first cache entry.
11. The system of claim 9, wherein the processor is further configured to pass the first data message to the virtual switch in response to the first data message not matching the first cache entry.
12. The system of claim 11, wherein the virtual switch is configured to process the first data message and provide a second cache entry to the processor based on a processing result of the first data message.
13. The system of claim 9, wherein the processor is further configured to delete the first cache

entry at a predetermined interval.

14. The system of claim 9, wherein the processor comprises a central processing unit (CPU).

15. The system of claim 9, wherein the processor comprises an application-specific integrated circuit (ASIC).

16. The system of claim 9, wherein the processor is further configured to determine a relationship between the first rule and the first cache entry.

17. A method, comprising: receiving a first data message; determining whether the first data message matches a first cache entry; in response to the first data message matching the first cache entry, determining whether the first cache entry is valid based at least on a rule set; and in response to the first cache entry being valid, processing the first data message based at least on the first cache entry; wherein a classification cache is stored with cache entries based on data message processing results, each cache entry including a set of match conditions for data messages belonging to the same data message flow and a set of actions for the smart network interface controller to perform on subsequent data messages belonging to the same data message flow.

18. The method of claim 17, wherein: the first cache entry is associated with a first timestamp; and the rule set comprises a first rule associated with a second timestamp.

19. The method of claim 18, further comprising comparing the first timestamp to the second timestamp.

20. The method of claim 18, wherein the first timestamp indicates a time the first cache entry was created or a time the first cache entry was last matched.
