



US012413728B2

(12) **United States Patent**
Ray et al.

(10) **Patent No.:** **US 12,413,728 B2**

(45) **Date of Patent:** **Sep. 9, 2025**

(54) **FLEXIBLE ACTIVATION OF MULTIPLE TRANSFORM SELECTION FOR INTER-CODING IN VIDEO CODING**

(58) **Field of Classification Search**

None

See application file for complete search history.

(71) Applicant: **QUALCOMM Incorporated**, San Diego, CA (US)

(56) **References Cited**

U.S. PATENT DOCUMENTS

(72) Inventors: **Bappaditya Ray**, San Diego, CA (US);
Vadim Seregin, San Diego, CA (US);
Marta Karczewicz, San Diego, CA (US)

2020/0112734 A1* 4/2020 Zhao H04N 19/186
2020/0221108 A1 7/2020 Xu et al.

(Continued)

OTHER PUBLICATIONS

Fan Z., et al., "Crosscheck of JVET-AA0133 (EE2-4. 1: Inter MTS optimization)", 27. JVET Meeting, Jul. 13, 2022-Jul. 22, 2022, Teleconference, (The Joint Video Exploration Team of ISO/IEC JTC1/SC29/WG11 and ITU-T SG.16), No. JVET-AA0182-v1, m60372, Jul. 14, 2022 (Jul. 14, 2022), 2 Pages, XP030303086.

(Continued)

(21) Appl. No.: **18/297,463**

Primary Examiner — Stefan Gadomski

(22) Filed: **Apr. 7, 2023**

(74) *Attorney, Agent, or Firm* — Shumaker & Sieffert, P. A.

(65) **Prior Publication Data**

US 2023/0328244 A1 Oct. 12, 2023

(57) **ABSTRACT**

A video coder may adaptively determine whether to apply an inter-MTS (multiple transform set) mode to video data. The video coder may adaptively determine one or more of a maximum block size or a minimum block size for applying an inter-MTS mode. The video decoder may determine whether the inter-MTS mode is enabled for a block of video data based on a size of the block compared to one or more of the minimum block size or the maximum block size. and code the block using the inter-MTS mode based on the inter-MTS mode being enabled. Coding the block using the inter-MTS mode includes applying one or more transforms of a plurality of transforms to transform coefficients associated with the block of video data.

Related U.S. Application Data


(60) Provisional application No. 63/362,863, filed on Apr. 12, 2022.

(51) **Int. Cl.**
H04N 19/122 (2014.01)
H04N 19/159 (2014.01)

(Continued)

(52) **U.S. Cl.**
CPC **H04N 19/122** (2014.11); **H04N 19/159** (2014.11); **H04N 19/176** (2014.11);
(Continued)

25 Claims, 7 Drawing Sheets



- (51) **Int. Cl.**
H04N 19/176 (2014.01)
H04N 19/18 (2014.01)
H04N 19/61 (2014.01)
H04N 19/70 (2014.01)
- (52) **U.S. Cl.**
 CPC **H04N 19/18** (2014.11); **H04N 19/61**
 (2014.11); **H04N 19/70** (2014.11)

(56) **References Cited**

U.S. PATENT DOCUMENTS

2020/0260070	A1 *	8/2020	Yoo	H04N 19/103
2020/0260078	A1 *	8/2020	Zhao	H04N 19/176
2020/0389671	A1 *	12/2020	Zhao	H04N 19/80
2020/0404272	A1 *	12/2020	Abe	H04N 19/159
2021/0211727	A1 *	7/2021	Salehifar	H04N 19/132
2021/0321136	A1 *	10/2021	Jung	G06T 9/007
2021/0329281	A1 *	10/2021	Koo	H04N 19/625
2022/0103824	A1 *	3/2022	Koo	H04N 19/176
2022/0109877	A1 *	4/2022	Choi	H04N 19/176
2022/0109878	A1 *	4/2022	Koo	H04N 19/176
2022/0232207	A1 *	7/2022	Zhang	H04N 19/132
2022/0394255	A1 *	12/2022	Kang	H04N 19/61
2023/0007264	A1 *	1/2023	Koo	H04N 19/122
2023/0051883	A1 *	2/2023	Zhu	H04N 19/176
2023/0112642	A1 *	4/2023	Xu	H04N 19/157
				375/240.02
2023/0143712	A1 *	5/2023	Naser	H04N 19/12
				375/240.18
2023/0421780	A1 *	12/2023	Koo	H04N 19/70
2024/0283944	A1 *	8/2024	Deng	H04N 19/52

OTHER PUBLICATIONS

Gao (Huawei) H., et al., “Non-CE6: Unification of Implicit Transform Core Selection”, 126. MPEG Meeting, Mar. 25, 2019-Mar. 29, 2019, 14th Meeting, Geneva, CH, Mar. 19-27, 2019, Geneva, (Motion Picture Expert Group or ISO/IEC JTC1/ SC29/WG11), No. m46830, JVET-N0172-v5, Mar. 22, 2019 (Mar. 22, 2019), pp. 1-10, XP030209529.

International Search Report and Written Opinion—PCT/US2023/018039—ISA/EPO—Jul. 10, 2023.

Zhang (Bytedance) K., et al., “AHG9: Constraints based on the Minimum Coding Block Size”, 18th Meeting: by Teleconference, Apr. 15-24, 2020, 130. MPEG Meeting, Apr. 20, 2020-Apr. 24, 2020, Alpbach, (Motion Picture Expert Group or ISO/IEC JTC1/ SC29/WG11), No. m53214, JVET-R0237-v1, Apr. 3, 2020 (Apr. 3, 2020), 3 Pages, XP030286251.

Bross B., et al., “Versatile Video Coding (Draft 10)”, Joint Video Experts Team (JVET) of ITU-T SG 16 WP 3 and ISO/IEC JTC 1/SC 29/WG 11, 131, MPEG Meeting, 19th Meeting, by Teleconference,

Jun. 22-Jul. 1, 2020, Jun. 29, 2020-Jul. 3, 2020, Online, (Motion Picture Expert Group or ISO/IEC JTC1/SC29/WG11), No. JVET-S2001-vH, Version 17, Sep. 4, 2020, XP030293002, 548 Pages.

Chen J., et al., “Algorithm Description for Versatile Video Coding and Test Model 10 (VTM 10)”, 19th JVET Meeting, Jun. 22, 2020-Jul. 1, 2020, Teleconference, (The Joint Video Exploration Team of ISO/IEC JTC1/SC29/WG11 and ITU-T SG.16), No. JVET-S2002-V1, Oct. 10, 2020, XP030302176, pp. 1-97, JVET-S2002-V2.

Chen Y-W., et al., “Description of SDR, HDR and 360° Video Coding Technology Proposal by Qualcomm and Technicolor—Low and High Complexity Versions”, JVET-J0021, Joint Video Exploration Team (JVET) of ITU-T SG 16 WP 3 and ISO/IEC JTC 1/SC 29/WG 11, 10th Meeting: San Diego, US, Apr. 10-20, 2018, pp. 1-44.

Coban M., et al., “Algorithm Description of Enhanced Compression Model 3 (ECM 3)”, JVET-X2025-v2, Joint Video Experts Team (JVET) of ITU-T SG 16 WP 3 and ISO/IEC JTC 1/SC 29, 23rd Meeting, by teleconference, Jul. 7-16, 2021, pp. 1-28.

Coban M., et al., “Algorithm description of Enhanced Compression Model 5 (ECM 5)”, JVET-Z2025, Joint Video Experts Team (JVET) of ITU-T SG 16 WP 3 and ISO/IEC JTC 1/SC 29, 26th Meeting, by teleconference, Apr. 20-29, 2022, pp. 1-45.

Coban M., et al., “Algorithm Description of Enhanced Compression Model 4 (ECM 4)”, JVET-Y2025-v2, Joint Video Experts Team (JVET) of ITU-T SG 16 WP 3 and ISO/IEC JTC 1/SC 29, 23rd Meeting, by teleconference, Jul. 7-16, 2021, pp. 1-32.

Hashimoto T., et al., “EE2-Related: Inter MTS Refinement on Adaptive Intra Mts (EE2-4.4)”, JVET-Y0159-v2, Joint Video Experts Team (JVET) of ITU-T SG 16 WP 3 and ISO/IEC JTC 1/SC 29, 25th Meeting, by teleconference, Jan. 12-21, 2022, pp. 1-12.

ITU-T H.265: “Series H: Audiovisual and Multimedia Systems Infrastructure of Audiovisual Services—Coding of Moving Video”, High Efficiency Video Coding, The International Telecommunication Union, Jun. 2019, 696 Pages.

ITU-T H.266: “Series H: Audiovisual and Multimedia Systems Infrastructure of Audiovisual Services—Coding of Moving Video”, Versatile Video Coding, The International Telecommunication Union, Aug. 2020, 516 pages.

Karczewicz M., et al., “Common Test Conditions and Evaluation Procedures for Enhanced Compression Tool Testing”, JVET-W2017-v1, Joint Video Experts Team (JVET) of ITU-T SG 16 WP 3 and ISO/IEC JTC 1/SC 29, JVET- X2017-v1, 24th Meeting, by teleconference, Oct. 6-15, 2021, pp. 1-7.

Ray B., et al., “EE2-4.1: Inter-MTS Optimization”, JVET-AA0133-v1, Joint Video Experts Team (JVET) of ITU-T SG 16 WP 3 and ISO/IEC JTC 1/SC 29, 27th Meeting, by teleconference, Jul. 13-22, 2022, pp. 1-3.

Ray B., et al., “Non-EE2: Improvement of Inter-MTS in ECM”, JVET-Z0147-v2, Joint Video Experts Team (JVET) of ITU-T SG 16 WP 3 and ISO/IEC JTC 1/SC 29, 26th Meeting, by teleconference, Apr. 20-29, 2022, pp. 1-3.

* cited by examiner




FIG. 1




FIG. 2




FIG. 3




FIG. 4




FIG. 5




FIG. 6




FIG. 7

1

FLEXIBLE ACTIVATION OF MULTIPLE TRANSFORM SELECTION FOR INTER-CODING IN VIDEO CODING

This application claims the benefit of U.S. Provisional Patent Application 63/362,863, filed Apr. 12, 2022, the entire content of which is incorporated by reference herein.

TECHNICAL FIELD

This disclosure relates to video encoding and video decoding.

BACKGROUND

Digital video capabilities can be incorporated into a wide range of devices, including digital televisions, digital direct broadcast systems, wireless broadcast systems, personal digital assistants (PDAs), laptop or desktop computers, tablet computers, e-book readers, digital cameras, digital recording devices, digital media players, video gaming devices, video game consoles, cellular or satellite radio telephones, so-called “smart phones,” video teleconferencing devices, video streaming devices, and the like. Digital video devices implement video coding techniques, such as those described in the standards defined by MPEG-2, MPEG-4, ITU-T H.263, ITU-T H.264/MPEG-4, Part 10, Advanced Video Coding (AVC), ITU-T H.265/High Efficiency Video Coding (HEVC), ITU-T H.266/Versatile Video Coding (VVC), and extensions of such standards, as well as proprietary video codecs/formats such as AOMedia Video 1 (AV1) that was developed by the Alliance for Open Media. The video devices may transmit, receive, encode, decode, and/or store digital video information more efficiently by implementing such video coding techniques.

Video coding techniques include spatial (intra-picture) prediction and/or temporal (inter-picture) prediction to reduce or remove redundancy inherent in video sequences. For block-based video coding, a video slice (e.g., a video picture or a portion of a video picture) may be partitioned into video blocks, which may also be referred to as coding tree units (CTUs), coding units (CUs) and/or coding nodes. Video blocks in an intra-coded (I) slice of a picture are encoded using spatial prediction with respect to reference samples in neighboring blocks in the same picture. Video blocks in an inter-coded (P or B) slice of a picture may use spatial prediction with respect to reference samples in neighboring blocks in the same picture or temporal prediction with respect to reference samples in other reference pictures. Pictures may be referred to as frames, and reference pictures may be referred to as reference frames.

SUMMARY

In general, this disclosure describes techniques for encoding and decoding video data, including techniques for determining when to enable a multiple transform selection (MTS) mode. In general, an inter-MTS mode is a technique for applying transforms in encoding and decoding for inter-predicted blocks. The inter-MTS mode may include applying one or more transforms (e.g., vertical and horizontal transform kernels), from among a plurality of possible transforms, to video data. Inter-MTS techniques may increase the number of transforms available for use, thus improving coding efficiency.

This disclosure describes techniques for adaptively determining when an inter-MTS mode may be applied to a block

2

of video data. In some examples, a video coder may determine whether or not inter-MTS mode is enabled for a block video data by comparing a size of the block of video data to a maximum and/or minimum block size. However, rather than using static maximum and minimum block sizes, a video coder may adaptively determine the minimum and maximum block sizes based on various characteristics of the video data. In some examples, a video encoder may signal syntax elements indicating the maximum or minimum block sizes for enabling inter-MTS mode at one or more levels of a coding hierarchy (e.g., a sequence, picture, and/or slice level). In this way, the size of blocks that may be able to be coded with inter-MTS mode is flexible and adaptable, thus increasing the coding efficiency of certain pictures of sequences of video based on the actual spatio-temporal and/or resolution characteristics of the video data.

In one example, this disclosure describes a method of decoding video data, the method comprising adaptively determining one or more of a maximum block size or a minimum block size for applying an inter-MTS mode, determining whether the inter-MTS mode is enabled for a block of video data based on a size of the block compared to one or more of the minimum block size or the maximum block size, and decoding the block using the inter-MTS mode based on the inter-MTS mode being enabled, wherein decoding the block using the inter-MTS mode includes applying one or more transforms of a plurality of transforms to transform coefficients associated with the block of video data.

In another example, this disclosure describes, an apparatus configured to decode video data, the apparatus comprising a memory configured to store a block of video data, and one or more processors implemented in circuitry and in communication with the memory, the one or more processors configured to adaptively determine one or more of a maximum block size or a minimum block size for applying an inter-MTS mode, determine whether the inter-MTS mode is enabled for the block of video data based on a size of the block compared to one or more of the minimum block size or the maximum block size, and decode the block using the inter-MTS mode based on the inter-MTS mode being enabled, wherein to decode the block using the inter-MTS mode, the one or more processors are configured to apply one or more transforms of a plurality of transforms to transform coefficients associated with the block of video data.

In another example, this disclosure describes, an apparatus configured to decode video data, the apparatus comprising means for adaptively determining one or more of a maximum block size or a minimum block size for applying an inter-MTS mode, means for determining whether the inter-MTS mode is enabled for a block of video data based on a size of the block compared to one or more of the minimum block size or the maximum block size, and means for decoding the block using the inter-MTS mode based on the inter-MTS mode being enabled, wherein decoding the block using the inter-MTS mode includes applying one or more transforms of a plurality of transforms to transform coefficients associated with the block of video data.

In another example, this disclosure describes, a non-transitory computer-readable storage medium storing instructions that, when executed, cause one or more processors of a device configured to decode video data to adaptively determine one or more of a maximum block size or a minimum block size for applying an inter-MTS mode, determine whether the inter-MTS mode is enabled for a block of video data based on a size of the block compared

to one or more of the minimum block size or the maximum block size, and decode the block using the inter-MTS mode based on the inter-MTS mode being enabled, wherein to decode the block using the inter-MTS mode, the one or more processors are configured to apply one or more transforms of a plurality of transforms to transform coefficients associated with the block of video data.

In another example, this disclosure describes, an apparatus configured to encode video data, the apparatus comprising a memory configured to store a block of video data, and one or more processors implemented in circuitry and in communication with the memory, the one or more processors configured to adaptively determine one or more of a maximum block size or a minimum block size for applying an inter-MTS mode, determine whether the inter-MTS mode is enabled for the block of video data based on a size of the block compared to one or more of the minimum block size or the maximum block size, and encode the block using the inter-MTS mode based on the inter-MTS mode being enabled, wherein to encode the block using the inter-MTS mode, the one or more processors are configured to apply one or more transforms of a plurality of transforms to residual values associated with the block of video data.

The details of one or more examples are set forth in the accompanying drawings and the description below. Other features, objects, and advantages will be apparent from the description, drawings, and claims.

BRIEF DESCRIPTION OF DRAWINGS

FIG. 1 is a block diagram illustrating an example video encoding and decoding system that may perform the techniques of this disclosure.

FIG. 2 is a block diagram illustrating an example video encoder that may perform the techniques of this disclosure.

FIG. 3 is a block diagram illustrating an example video decoder that may perform the techniques of this disclosure.

FIG. 4 is a flowchart illustrating an example method for encoding a current block in accordance with the techniques of this disclosure.

FIG. 5 is a flowchart illustrating an example method for decoding a current block in accordance with the techniques of this disclosure.

FIG. 6 is a flowchart illustrating another example method for encoding a current block in accordance with the techniques of this disclosure.

FIG. 7 is a flowchart illustrating another example method for decoding a current block in accordance with the techniques of this disclosure.

DETAILED DESCRIPTION

Transform coding is a technique used in video coding to compress video data. For example, a video encoder may generate a block of residual values for a block of video data using a prediction process (e.g., inter-prediction). The residual values may then be transformed from the spatial domain to the frequency domain using horizontal and vertical transforms. Application of such transforms produce transform coefficients which generally require fewer bits to represent compared to residual values. The transform coefficients may then be quantized and entropy coded to further compress the data. In some examples, a discrete cosine transform of Type 2 (DCT-2) can be used in video codecs to perform forward and inverse transforms.

In addition to DCT-2, which has been employed in HEVC, a Multiple Transform Selection (inter-MTS) scheme

is used for residual coding for inter coded blocks in other example codecs, such as VVC. In one example, an inter-MTS mode includes the use of multiple selected transforms from a plurality of transform kernels, including DCT of type 8 (DCT-8) and a discrete sine transform of type 7 (DST-7). Both these transform kernels can be applied to both vertical and horizontal transforms, which corresponds to four different possible combinations of transforms.

In some examples, the use of inter-MTS has been restricted to certain maximum block sizes to reduce the computational complexity associated with large block sizes. However, the restriction on inter-MTS to a fixed maximum block size may result in reduced coding efficiency for certain sequences, picture, or slices of video data. That is, video data with certain spatio-temporal characteristics and/or resolutions may benefit from the application of inter-MTS at larger block sizes, despite the potential increase in computational complexity.

In general, this disclosure describes techniques for encoding and decoding video data, including techniques for determining when to enable an MTS, such as the inter-MTS mode. In particular, this disclosure describes techniques for adaptively determining when an inter-MTS mode may be applied to a block of video data. In some examples, a video coder may determine whether or not inter-MTS mode is enabled for a block video data by comparing a size of the block of video data to a maximum and/or minimum block size. However, rather than using static maximum and minimum block sizes, a video coder may adaptively determine the minimum and maximum block sizes based on various characteristics of the video data. In some examples, a video encoder may signal syntax elements indicating the maximum or minimum block sizes for enabling inter-MTS mode at one or more levels of a coding hierarchy (e.g., a sequence, picture, and/or slice level). In this way, the size of blocks that may be able to be coded with inter-MTS mode is flexible and adaptable, thus increasing the coding efficiency of certain pictures of sequences of video data based on the actual spatio-temporal and/or resolution characteristics of the video data.

FIG. 1 is a block diagram illustrating an example video encoding and decoding system 100 that may perform the techniques of this disclosure. The techniques of this disclosure are generally directed to coding (encoding and/or decoding) video data. In general, video data includes any data for processing a video. Thus, video data may include raw, unencoded video, encoded video, decoded (e.g., reconstructed) video, and video metadata, such as signaling data.

As shown in FIG. 1, system 100 includes a source device 102 that provides encoded video data to be decoded and displayed by a destination device 116, in this example. In particular, source device 102 provides the video data to destination device 116 via a computer-readable medium 110. Source device 102 and destination device 116 may comprise any of a wide range of devices, including desktop computers, notebook (i.e., laptop) computers, mobile devices, tablet computers, set-top boxes, telephone handsets such as smartphones, televisions, cameras, display devices, digital media players, video gaming consoles, video streaming device, broadcast receiver devices, or the like. In some cases, source device 102 and destination device 116 may be equipped for wireless communication, and thus may be referred to as wireless communication devices.

In the example of FIG. 1, source device 102 includes video source 104, memory 106, video encoder 200, and output interface 108. Destination device 116 includes input interface 122, video decoder 300, memory 120, and display

5

device **118**. In accordance with this disclosure, video encoder **200** of source device **102** and video decoder **300** of destination device **116** may be configured to apply the techniques for determining to use a multiple transform selection (MTS) mode. Thus, source device **102** represents an example of a video encoding device, while destination device **116** represents an example of a video decoding device. In other examples, a source device and a destination device may include other components or arrangements. For example, source device **102** may receive video data from an external video source, such as an external camera. Likewise, destination device **116** may interface with an external display device, rather than include an integrated display device.

System **100** as shown in FIG. **1** is merely one example. In general, any digital video encoding and/or decoding device may perform techniques for determining to use a multiple transform selection mode. Source device **102** and destination device **116** are merely examples of such coding devices in which source device **102** generates coded video data for transmission to destination device **116**. This disclosure refers to a “coding” device as a device that performs coding (encoding and/or decoding) of data. Thus, video encoder **200** and video decoder **300** represent examples of coding devices, in particular, a video encoder and a video decoder, respectively. In some examples, source device **102** and destination device **116** may operate in a substantially symmetrical manner such that each of source device **102** and destination device **116** includes video encoding and decoding components. Hence, system **100** may support one-way or two-way video transmission between source device **102** and destination device **116**, e.g., for video streaming, video playback, video broadcasting, or video telephony.

In general, video source **104** represents a source of video data (i.e., raw, unencoded video data) and provides a sequential series of pictures (also referred to as “frames”) of the video data to video encoder **200**, which encodes data for the pictures. Video source **104** of source device **102** may include a video capture device, such as a video camera, a video archive containing previously captured raw video, and/or a video feed interface to receive video from a video content provider. As a further alternative, video source **104** may generate computer graphics-based data as the source video, or a combination of live video, archived video, and computer-generated video. In each case, video encoder **200** encodes the captured, pre-captured, or computer-generated video data. Video encoder **200** may rearrange the pictures from the received order (sometimes referred to as “display order”) into a coding order for coding. Video encoder **200** may generate a bitstream including encoded video data. Source device **102** may then output the encoded video data via output interface **108** onto computer-readable medium **110** for reception and/or retrieval by, e.g., input interface **122** of destination device **116**.

Memory **106** of source device **102** and memory **120** of destination device **116** represent general purpose memories. In some examples, memories **106**, **120** may store raw video data, e.g., raw video from video source **104** and raw, decoded video data from video decoder **300**. Additionally or alternatively, memories **106**, **120** may store software instructions executable by, e.g., video encoder **200** and video decoder **300**, respectively. Although memory **106** and memory **120** are shown separately from video encoder **200** and video decoder **300** in this example, it should be understood that video encoder **200** and video decoder **300** may also include internal memories for functionally similar or equivalent purposes. Furthermore, memories **106**, **120** may store encoded video data, e.g., output from video encoder

6

200 and input to video decoder **300**. In some examples, portions of memories **106**, **120** may be allocated as one or more video buffers, e.g., to store raw, decoded, and/or encoded video data.

Computer-readable medium **110** may represent any type of medium or device capable of transporting the encoded video data from source device **102** to destination device **116**. In one example, computer-readable medium **110** represents a communication medium to enable source device **102** to transmit encoded video data directly to destination device **116** in real-time, e.g., via a radio frequency network or computer-based network. Output interface **108** may modulate a transmission signal including the encoded video data, and input interface **122** may demodulate the received transmission signal, according to a communication standard, such as a wireless communication protocol. The communication medium may comprise any wireless or wired communication medium, such as a radio frequency (RF) spectrum or one or more physical transmission lines. The communication medium may form part of a packet-based network, such as a local area network, a wide-area network, or a global network such as the Internet. The communication medium may include routers, switches, base stations, or any other equipment that may be useful to facilitate communication from source device **102** to destination device **116**.

In some examples, source device **102** may output encoded data from output interface **108** to storage device **112**. Similarly, destination device **116** may access encoded data from storage device **112** via input interface **122**. Storage device **112** may include any of a variety of distributed or locally accessed data storage media such as a hard drive, Blu-ray discs, DVDs, CD-ROMs, flash memory, volatile or non-volatile memory, or any other suitable digital storage media for storing encoded video data.

In some examples, source device **102** may output encoded video data to file server **114** or another intermediate storage device that may store the encoded video data generated by source device **102**. Destination device **116** may access stored video data from file server **114** via streaming or download.

File server **114** may be any type of server device capable of storing encoded video data and transmitting that encoded video data to the destination device **116**. File server **114** may represent a web server (e.g., for a website), a server configured to provide a file transfer protocol service (such as File Transfer Protocol (FTP) or File Delivery over Unidirectional Transport (FLUTE) protocol), a content delivery network (CDN) device, a hypertext transfer protocol (HTTP) server, a Multimedia Broadcast Multicast Service (MBMS) or Enhanced MBMS (eMBMS) server, and/or a network attached storage (NAS) device. File server **114** may, additionally or alternatively, implement one or more HTTP streaming protocols, such as Dynamic Adaptive Streaming over HTTP (DASH), HTTP Live Streaming (HLS), Real Time Streaming Protocol (RTSP), HTTP Dynamic Streaming, or the like.

Destination device **116** may access encoded video data from file server **114** through any standard data connection, including an Internet connection. This may include a wireless channel (e.g., a Wi-Fi connection), a wired connection (e.g., digital subscriber line (DSL), cable modem, etc.), or a combination of both that is suitable for accessing encoded video data stored on file server **114**. Input interface **122** may be configured to operate according to any one or more of the various protocols discussed above for retrieving or receiving media data from file server **114**, or other such protocols for retrieving media data.

Output interface **108** and input interface **122** may represent wireless transmitters/receivers, modems, wired networking components (e.g., Ethernet cards), wireless communication components that operate according to any of a variety of IEEE 802.11 standards, or other physical components. In examples where output interface **108** and input interface **122** comprise wireless components, output interface **108** and input interface **122** may be configured to transfer data, such as encoded video data, according to a cellular communication standard, such as 4G, 4G-LTE (Long-Term Evolution), LTE Advanced, 5G, or the like. In some examples where output interface **108** comprises a wireless transmitter, output interface **108** and input interface **122** may be configured to transfer data, such as encoded video data, according to other wireless standards, such as an IEEE 802.11 specification, an IEEE 802.15 specification (e.g., ZigBee™), a Bluetooth™ standard, or the like. In some examples, source device **102** and/or destination device **116** may include respective system-on-a-chip (SoC) devices. For example, source device **102** may include an SoC device to perform the functionality attributed to video encoder **200** and/or output interface **108**, and destination device **116** may include an SoC device to perform the functionality attributed to video decoder **300** and/or input interface **122**.

The techniques of this disclosure may be applied to video coding in support of any of a variety of multimedia applications, such as over-the-air television broadcasts, cable television transmissions, satellite television transmissions, Internet streaming video transmissions, such as dynamic adaptive streaming over HTTP (DASH), digital video that is encoded onto a data storage medium, decoding of digital video stored on a data storage medium, or other applications.

Input interface **122** of destination device **116** receives an encoded video bitstream from computer-readable medium **110** (e.g., a communication medium, storage device **112**, file server **114**, or the like). The encoded video bitstream may include signaling information defined by video encoder **200**, which is also used by video decoder **300**, such as syntax elements having values that describe characteristics and/or processing of video blocks or other coded units (e.g., slices, pictures, groups of pictures, sequences, or the like). Display device **118** displays decoded pictures of the decoded video data to a user. Display device **118** may represent any of a variety of display devices such as a liquid crystal display (LCD), a plasma display, an organic light emitting diode (OLED) display, or another type of display device.

Although not shown in FIG. 1, in some examples, video encoder **200** and video decoder **300** may each be integrated with an audio encoder and/or audio decoder, and may include appropriate MUX-DEMUX units, or other hardware and/or software, to handle multiplexed streams including both audio and video in a common data stream.

Video encoder **200** and video decoder **300** each may be implemented as any of a variety of suitable encoder and/or decoder circuitry, such as one or more microprocessors, digital signal processors (DSPs), application specific integrated circuits (ASICs), field programmable gate arrays (FPGAs), discrete logic, software, hardware, firmware or any combinations thereof. When the techniques are implemented partially in software, a device may store instructions for the software in a suitable, non-transitory computer-readable medium and execute the instructions in hardware using one or more processors to perform the techniques of this disclosure. Each of video encoder **200** and video decoder **300** may be included in one or more encoders or decoders, either of which may be integrated as part of a combined encoder/decoder (CODEC) in a respective device.

A device including video encoder **200** and/or video decoder **300** may comprise an integrated circuit, a microprocessor, and/or a wireless communication device, such as a cellular telephone.

Video encoder **200** and video decoder **300** may operate according to a video coding standard, such as ITU-T H.265, also referred to as High Efficiency Video Coding (HEVC) or extensions thereto, such as the multi-view and/or scalable video coding extensions. Alternatively, video encoder **200** and video decoder **300** may operate according to other proprietary or industry standards, such as ITU-T H.266, also referred to as Versatile Video Coding (VVC). In other examples, video encoder **200** and video decoder **300** may operate according to a proprietary video codec/format, such as AOMedia Video 1 (AV1), extensions of AV1, and/or successor versions of AV1 (e.g., AV2). In other examples, video encoder **200** and video decoder **300** may operate according to other proprietary formats or industry standards. The techniques of this disclosure, however, are not limited to any particular coding standard or format. In general, video encoder **200** and video decoder **300** may be configured to perform the techniques of this disclosure in conjunction with any video coding techniques that use multiple transforms.

In general, video encoder **200** and video decoder **300** may perform block-based coding of pictures. The term “block” generally refers to a structure including data to be processed (e.g., encoded, decoded, or otherwise used in the encoding and/or decoding process). For example, a block may include a two-dimensional matrix of samples of luminance and/or chrominance data. In general, video encoder **200** and video decoder **300** may code video data represented in a YUV (e.g., Y, Cb, Cr) format. That is, rather than coding red, green, and blue (RGB) data for samples of a picture, video encoder **200** and video decoder **300** may code luminance and chrominance components, where the chrominance components may include both red hue and blue hue chrominance components. In some examples, video encoder **200** converts received RGB formatted data to a YUV representation prior to encoding, and video decoder **300** converts the YUV representation to the RGB format. Alternatively, pre- and post-processing units (not shown) may perform these conversions.

This disclosure may generally refer to coding (e.g., encoding and decoding) of pictures to include the process of encoding or decoding data of the picture. Similarly, this disclosure may refer to coding of blocks of a picture to include the process of encoding or decoding data for the blocks, e.g., prediction and/or residual coding. An encoded video bitstream generally includes a series of values for syntax elements representative of coding decisions (e.g., coding modes) and partitioning of pictures into blocks. Thus, references to coding a picture or a block should generally be understood as coding values for syntax elements forming the picture or block.

HEVC defines various blocks, including coding units (CUs), prediction units (PUs), and transform units (TUs). According to HEVC, a video coder (such as video encoder **200**) partitions a coding tree unit (CTU) into CUs according to a quadtree structure. That is, the video coder partitions CTUs and CUs into four equal, non-overlapping squares, and each node of the quadtree has either zero or four child nodes. Nodes without child nodes may be referred to as “leaf nodes,” and CUs of such leaf nodes may include one or more PUs and/or one or more TUs. The video coder may further partition PUs and TUs. For example, in HEVC, a residual quadtree (RQT) represents partitioning of TUs. In HEVC, PUs represent inter-prediction data, while TUs represent

residual data. CUs that are intra-predicted include intra-prediction information, such as an intra-mode indication.

As another example, video encoder **200** and video decoder **300** may be configured to operate according to VVC. According to VVC, a video coder (such as video encoder **200**) partitions a picture into a plurality of coding tree units (CTUs). Video encoder **200** may partition a CTU according to a tree structure, such as a quadtree-binary tree (QTBT) structure or Multi-Type Tree (MTT) structure. The QTBT structure removes the concepts of multiple partition types, such as the separation between CUs, PUs, and TUs of HEVC. A QTBT structure includes two levels: a first level partitioned according to quadtree partitioning, and a second level partitioned according to binary tree partitioning. A root node of the QTBT structure corresponds to a CTU. Leaf nodes of the binary trees correspond to coding units (CUs).

In an MTT partitioning structure, blocks may be partitioned using a quadtree (QT) partition, a binary tree (BT) partition, and one or more types of triple tree (TT) (also called ternary tree (TT)) partitions. A triple or ternary tree partition is a partition where a block is split into three sub-blocks. In some examples, a triple or ternary tree partition divides a block into three sub-blocks without dividing the original block through the center. The partitioning types in MTT (e.g., QT, BT, and TT), may be symmetrical or asymmetrical.

When operating according to the AV1 codec, video encoder **200** and video decoder **300** may be configured to code video data in blocks. In AV1, the largest coding block that can be processed is called a superblock. In AV1, a superblock can be either 128×128 luma samples or 64×64 luma samples. However, in successor video coding formats (e.g., AV2), a superblock may be defined by different (e.g., larger) luma sample sizes. In some examples, a superblock is the top level of a block quadtree. Video encoder **200** may further partition a superblock into smaller coding blocks. Video encoder **200** may partition a superblock and other coding blocks into smaller blocks using square or non-square partitioning. Non-square blocks may include $N/2 \times N$, $N \times N/2$, $N/4 \times N$, and $N \times N/4$ blocks. Video encoder **200** and video decoder **300** may perform separate prediction and transform processes on each of the coding blocks.

AV1 also defines a tile of video data. A tile is a rectangular array of superblocks that may be coded independently of other tiles. That is, video encoder **200** and video decoder **300** may encode and decode, respectively, coding blocks within a tile without using video data from other tiles. However, video encoder **200** and video decoder **300** may perform filtering across tile boundaries. Tiles may be uniform or non-uniform in size. Tile-based coding may enable parallel processing and/or multi-threading for encoder and decoder implementations.

In some examples, video encoder **200** and video decoder **300** may use a single QTBT or MTT structure to represent each of the luminance and chrominance components, while in other examples, video encoder **200** and video decoder **300** may use two or more QTBT or MTT structures, such as one QTBT/MTT structure for the luminance component and another QTBT/MTT structure for both chrominance components (or two QTBT/MTT structures for respective chrominance components).

Video encoder **200** and video decoder **300** may be configured to use quadtree partitioning, QTBT partitioning, MTT partitioning, superblock partitioning, or other partitioning structures.

In some examples, a CTU includes a coding tree block (CTB) of luma samples, two corresponding CTBs of chroma

samples of a picture that has three sample arrays, or a CTB of samples of a monochrome picture or a picture that is coded using three separate color planes and syntax structures used to code the samples. A CTB may be an $N \times N$ block of samples for some value of N such that the division of a component into CTBs is a partitioning. A component is an array or single sample from one of the three arrays (luma and two chroma) that compose a picture in 4:2:0, 4:2:2, or 4:4:4 color format or the array or a single sample of the array that compose a picture in monochrome format. In some examples, a coding block is an $M \times N$ block of samples for some values of M and N such that a division of a CTB into coding blocks is a partitioning.

The blocks (e.g., CTUs or CUs) may be grouped in various ways in a picture. As one example, a brick may refer to a rectangular region of CTU rows within a particular tile in a picture. A tile may be a rectangular region of CTUs within a particular tile column and a particular tile row in a picture. A tile column refers to a rectangular region of CTUs having a height equal to the height of the picture and a width specified by syntax elements (e.g., such as in a picture parameter set). A tile row refers to a rectangular region of CTUs having a height specified by syntax elements (e.g., such as in a picture parameter set) and a width equal to the width of the picture.

In some examples, a tile may be partitioned into multiple bricks, each of which may include one or more CTU rows within the tile. A tile that is not partitioned into multiple bricks may also be referred to as a brick. However, a brick that is a true subset of a tile may not be referred to as a tile. The bricks in a picture may also be arranged in a slice. A slice may be an integer number of bricks of a picture that may be exclusively contained in a single network abstraction layer (NAL) unit. In some examples, a slice includes either a number of complete tiles or only a consecutive sequence of complete bricks of one tile.

This disclosure may use “ $N \times N$ ” and “ N by N ” interchangeably to refer to the sample dimensions of a block (such as a CU or other video block) in terms of vertical and horizontal dimensions, e.g., 16×16 samples or 16 by 16 samples. In general, a 16×16 CU will have 16 samples in a vertical direction ($y=16$) and 16 samples in a horizontal direction ($x=16$). Likewise, an $N \times N$ CU generally has N samples in a vertical direction and N samples in a horizontal direction, where N represents a nonnegative integer value. The samples in a CU may be arranged in rows and columns. Moreover, CUs need not necessarily have the same number of samples in the horizontal direction as in the vertical direction. For example, CUs may comprise $N \times M$ samples, where M is not necessarily equal to N .

Video encoder **200** encodes video data for CUs representing prediction and/or residual information, and other information. The prediction information indicates how the CU is to be predicted in order to form a prediction block for the CU. The residual information generally represents sample-by-sample differences between samples of the CU prior to encoding and the prediction block.

To predict a CU, video encoder **200** may generally form a prediction block for the CU through inter-prediction or intra-prediction. Inter-prediction generally refers to predicting the CU from data of a previously coded picture, whereas intra-prediction generally refers to predicting the CU from previously coded data of the same picture. To perform inter-prediction, video encoder **200** may generate the prediction block using one or more motion vectors. Video encoder **200** may generally perform a motion search to identify a reference block that closely matches the CU, e.g.,

11

in terms of differences between the CU and the reference block. Video encoder 200 may calculate a difference metric using a sum of absolute difference (SAD), sum of squared differences (SSD), mean absolute difference (MAD), mean squared differences (MSD), or other such difference calculations to determine whether a reference block closely matches the current CU. In some examples, video encoder 200 may predict the current CU using uni-directional prediction or bi-directional prediction.

Some examples of VVC also provide an affine motion compensation mode, which may be considered an inter-prediction mode. In affine motion compensation mode, video encoder 200 may determine two or more motion vectors that represent non-translational motion, such as zoom in or out, rotation, perspective motion, or other irregular motion types.

To perform intra-prediction, video encoder 200 may select an intra-prediction mode to generate the prediction block. Some examples of VVC provide sixty-seven intra-prediction modes, including various directional modes, as well as planar mode and DC mode. In general, video encoder 200 selects an intra-prediction mode that describes neighboring samples to a current block (e.g., a block of a CU) from which to predict samples of the current block. Such samples may generally be above, above and to the left, or to the left of the current block in the same picture as the current block, assuming video encoder 200 codes CTUs and CUs in raster scan order (left to right, top to bottom).

Video encoder 200 encodes data representing the prediction mode for a current block. For example, for inter-prediction modes, video encoder 200 may encode data representing which of the various available inter-prediction modes is used, as well as motion information for the corresponding mode. For uni-directional or bi-directional inter-prediction, for example, video encoder 200 may encode motion vectors using advanced motion vector prediction (AMVP) or merge mode. Video encoder 200 may use similar modes to encode motion vectors for affine motion compensation mode.

AV1 includes two general techniques for encoding and decoding a coding block of video data. The two general techniques are intra prediction (e.g., intra frame prediction or spatial prediction) and inter prediction (e.g., inter frame prediction or temporal prediction). In the context of AV1, when predicting blocks of a current frame of video data using an intra prediction mode, video encoder 200 and video decoder 300 do not use video data from other frames of video data. For most intra prediction modes, video encoder 200 encodes blocks of a current frame based on the difference between sample values in the current block and predicted values generated from reference samples in the same frame. Video encoder 200 determines predicted values generated from the reference samples based on the intra prediction mode.

Following prediction, such as intra-prediction or inter-prediction of a block, video encoder 200 may calculate residual data for the block. The residual data, such as a residual block, represents sample by sample differences between the block and a prediction block for the block, formed using the corresponding prediction mode. Video encoder 200 may apply one or more transforms to the residual block, to produce transformed data in a transform domain instead of the sample domain. For example, video encoder 200 may apply a discrete cosine transform (DCT), an integer transform, a wavelet transform, or a conceptually similar transform to residual video data. Additionally, video encoder 200 may apply a secondary transform following the

12

first transform, such as a mode-dependent non-separable secondary transform (MDNSST), a signal dependent transform, a Karhunen-Loeve transform (KLT), or the like. Video encoder 200 produces transform coefficients following application of the one or more transforms.

As noted above, following any transforms to produce transform coefficients, video encoder 200 may perform quantization of the transform coefficients. Quantization generally refers to a process in which transform coefficients are quantized to possibly reduce the amount of data used to represent the transform coefficients, providing further compression. By performing the quantization process, video encoder 200 may reduce the bit depth associated with some or all of the transform coefficients. For example, video encoder 200 may round an n-bit value down to an rn-bit value during quantization, where n is greater than rn. In some examples, to perform quantization, video encoder 200 may perform a bitwise right-shift of the value to be quantized.

Following quantization, video encoder 200 may scan the transform coefficients, producing a one-dimensional vector from the two-dimensional matrix including the quantized transform coefficients. The scan may be designed to place higher energy (and therefore lower frequency) transform coefficients at the front of the vector and to place lower energy (and therefore higher frequency) transform coefficients at the back of the vector. In some examples, video encoder 200 may utilize a predefined scan order to scan the quantized transform coefficients to produce a serialized vector, and then entropy encode the quantized transform coefficients of the vector. In other examples, video encoder 200 may perform an adaptive scan. After scanning the quantized transform coefficients to form the one-dimensional vector, video encoder 200 may entropy encode the one-dimensional vector, e.g., according to context-adaptive binary arithmetic coding (CABAC). Video encoder 200 may also entropy encode values for syntax elements describing metadata associated with the encoded video data for use by video decoder 300 in decoding the video data.

To perform CABAC, video encoder 200 may assign a context within a context model to a symbol to be transmitted. The context may relate to, for example, whether neighboring values of the symbol are zero-valued or not. The probability determination may be based on a context assigned to the symbol.

Video encoder 200 may further generate syntax data, such as block-based syntax data, picture-based syntax data, and sequence-based syntax data, to video decoder 300, e.g., in a picture header, a block header, a slice header, or other syntax data, such as a sequence parameter set (SPS), picture parameter set (PPS), or video parameter set (VPS). Video decoder 300 may likewise decode such syntax data to determine how to decode corresponding video data.

In this manner, video encoder 200 may generate a bitstream including encoded video data, e.g., syntax elements describing partitioning of a picture into blocks (e.g., CUs) and prediction and/or residual information for the blocks. Ultimately, video decoder 300 may receive the bitstream and decode the encoded video data.

In general, video decoder 300 performs a reciprocal process to that performed by video encoder 200 to decode the encoded video data of the bitstream. For example, video decoder 300 may decode values for syntax elements of the bitstream using CABAC in a manner substantially similar to, albeit reciprocal to, the CABAC encoding process of video encoder 200. The syntax elements may define partitioning information for partitioning of a picture into CTUs,

and partitioning of each CTU according to a corresponding partition structure, such as a QTBT structure, to define CUs of the CTU. The syntax elements may further define prediction and residual information for blocks (e.g., CUs) of video data.

The residual information may be represented by, for example, quantized transform coefficients. Video decoder 300 may inverse quantize and inverse transform the quantized transform coefficients of a block to reproduce a residual block for the block. Video decoder 300 uses a signaled prediction mode (intra- or inter-prediction) and related prediction information (e.g., motion information for inter-prediction) to form a prediction block for the block. Video decoder 300 may then combine the prediction block and the residual block (on a sample-by-sample basis) to reproduce the original block. Video decoder 300 may perform additional processing, such as performing a deblocking process to reduce visual artifacts along boundaries of the block.

This disclosure may generally refer to “signaling” certain information, such as syntax elements. The term “signaling” may generally refer to the communication of values for syntax elements and/or other data used to decode encoded video data. That is, video encoder 200 may signal values for syntax elements in the bitstream. In general, signaling refers to generating a value in the bitstream. As noted above, source device 102 may transport the bitstream to destination device 116 substantially in real time, or not in real time, such as might occur when storing syntax elements to storage device 112 for later retrieval by destination device 116.

In accordance with the techniques of this disclosure, as will be described in more detail below, video encoder 200 and video decoder 300 may be configured to determine if an inter-MTS (multiple transform set) mode is enabled for a block of a sequence based on a size of the block compared to a minimum block size or a maximum block size, and code the block using the inter MTS mode based on the determination.

In one example, video encoder 200 may be configured to adaptively determine one or more of a maximum block size or a minimum block size for applying an inter-MTS mode, determine whether the inter-MTS mode is enabled for a block of video data based on a size of the block compared to one or more of the minimum block size or the maximum block size, and encode the block using the inter-MTS mode based on the inter-MTS mode being enabled, wherein to encode the block using the inter-MTS mode, the one or more processors are configured to apply one or more transforms of a plurality of transforms to residual values associated with the block of video data. In a reciprocal fashion, video decoder 300 may be configured to adaptively determine one or more of a maximum block size or a minimum block size for applying an inter-MTS mode, determine whether the inter-MTS mode is enabled for a block of video data based on a size of the block compared to one or more of the minimum block size or the maximum block size, and decode the block using the inter-MTS mode based on the inter-MTS mode being enabled, wherein to decode the block using the inter-MTS mode, the one or more processors are configured to apply one or more transforms of a plurality of transforms to transform coefficients associated with the block of video data.

The Versatile Video Coding (VVC) standard was developed by Joint Video Experts Team (JVET) of ITU-T and ISO/IEC to achieve substantial compression capability beyond HEVC for a broad range of applications. The VVC specification was finalized in July 2020 and published by

both ITU-T and ISO/IEC. The VVC specification specifies normative bitstream and picture formats, high level syntax (HLS) and coding unit level syntax, and the parsing and decoding process. VVC also specifies profiles/tiers/levels (PTL) restrictions, byte stream format, hypothetical reference decoder and supplemental enhancement information (SEI) in the annex.

Starting from April 2021, JVET has been developing an Enhanced Compression Model (ECM) software to enhance compression capability beyond VVC. The set of coding tools in the ECM software include functional blocks in a hybrid video coding framework, including intra prediction, inter prediction, transform and coefficient coding, in-loop filtering, and entropy coding.

Multiple Transform Selection in ECM Version 4.0 (ECM-4.0)

In addition to a DCT-2 transform, which has been employed in HEVC, a Multiple Transform Selection (MTS) scheme may be used for residual coding. In some examples, the MTS may be an inter-MTS mode used for residual coding for inter coded blocks. While the techniques of this disclosure are described with reference to inter-MTS mode, the techniques of this disclosure are equally applicable to other MTS modes or techniques, including MTS modes usable for non-inter coded blocks.

An example Inter-MTS scheme in ECM uses multiple selected transforms from a plurality of transform kernels, including DCT of type 8 (referred to as “DCT-8” or “DCT8”) and a discrete sine transform of type 7 (referred to as “DST-7” or “DST7”). Both these transform kernels can be applied to both vertical and horizontal transforms, which corresponds to four different possible combinations for horizontal (trHor) and vertical transforms (trVer). The combinations are as follows:

{trVer, trHor}={DST7, DST7}, {DST7, DCT8}, {DCT8, DST7}, {DCT8, DCT8}

For a given block (e.g., a CU), video encoder 200 may signal an MTS index (mts_idx) syntax element to indicate which primary transform kernels are used for the corresponding TU of the CU. The value of mts_idx=0 indicates that a DCT2 is to be used for both horizontal and vertical transforms, and the values of mts_idx from 1 to 4 (e.g., mts_idx=[1-4]) indicates one of the four MTS candidates shown in Table 1 below.

TABLE 1

mts_idx	0	1	2	3	4
trTypeHor	DCT2	DST7	DCT8	DST7	DCT8
trTypeVer	DCT2	DST7	DST7	DCT8	DCT8

The corresponding binarization of mts_idx is shown in Table 2 below:

TABLE 2

mts_idx	bins
0	0
1	100
2	101
3	110
4	111

In one example, the syntax element mts_idx is not signaled when the block only contains a DC coefficient, or the position of the last coefficient in scanning order (lastScan-

15

Pos) is 0. In that case, mts_idx is inferred to be 0 (or DCT2 is applied). On the decoder side, the parsing of mts_idx happens after parsing of coefficients, so at the time of parsing of mts_idx, the value of lastScanPos is known.

Additionally, video encoder **200** may signal an SPS/ sequence level flag to indicate whether Inter-MTS mode is enabled or not of the sequence. If set to 1, for all frames (e.g., pictures) of that sequence, inter-MTS mode is enabled, and inter-MTS is used to code all blocks (e.g., blocks ranging from a minimum CU Size (e.g., 4) to a maximum CU size (e.g., 256)). If the sequence level flag is set to 0, then the inter-MTS mode is disabled for coding frames (e.g., pictures) of that sequence.

In the example of VVC, the inter-MTS mode is only allowed for blocks up to a size of 32 samples (e.g., block width ≤ 32 samples and block height ≤ 32 samples) to avoid using larger non-DCT2 transform kernels (sizes > 32 samples) and to reduce hardware complexity when the inter-MTS mode is enabled at the SPS level. This block size restriction is the same (e.g., is fixed at both video encoder and video decoder) irrespective for all sequences, including sequences having any combination of sequence characteristics, such as spatio-temporal characteristic of the video content, sequence resolution, etc.

In one example, spatio-temporal characteristics may include two factor. One factor is spatial complexity. A sequence having mostly homogeneous region has lower spatial complexity; and sequences having more detail (e.g., edges, textures) can be considered having high spatial complexity. Another factor is temporal complexity. If the amount of motion between the frames is considerably high (e.g., from moving camera capture), then such a sequence can be considered to have high temporal complexity. If the motion between the frames is small (e.g., from a static camera), then such a sequence can be considered to have low temporal complexity.

Typically, sequences with high spatial complexity and/or high temporal complexity produces higher residual values when encoded. Accordingly, it may be beneficial to appropriately configure MTS usage catering to these characteristics. In addition, sequences with a higher resolution may benefit from coding with larger transform blocks, and vice versa.

In some examples, the compression gain of inter-MTS mode may come at the cost of higher encoding complexity, as reported in T. Hashimoto, T. Ikai "EE2-related: inter MTS refinement on adaptive intra MTS (EE2-4.4)", 25th JVET Meeting, Teleconference, January 2022, JVET-Y0159 (test1): 0.35% BDR savings with ~20% runtime increase on top of ECM-3.0.

In view of this tradeoff, this disclosure describes various techniques for enabling an inter-MTS mode in a manner that both allows for compression gain and reduces encoding complexity. In a general example, the use of inter-MTS mode may be adaptively restricted to certain block sizes to reduce encoder runtime. In particular, rather than restricting the use of inter-MTS mode to a fixed block size, the maximum and/or minimum block size may be adaptively determined at the sequence, picture, and/or slice level. The statistics of blocks containing residual values may generally be dependent on the content resolution. For example, low resolution sequences are typically coded using block sizes up to **16**, while for higher resolution sequences, larger block sizes may be used more frequently. So, in some examples, the block size restrictions of this disclosure may be dependent on the content resolution and/or spatio-temporal characteristics.

16

The maximum or minimum block sizes may be determined at video encoder **200** based on spatio-temporal characteristics and/or sequence resolutions. In some examples, video encoder **200** may encode one or more syntax elements that indicate the maximum or minimum block size for enabling the inter-MTS mode and may signal the syntax elements to video decoder **300** at the sequence, picture, and/or slice level. In other examples, video decoder **300**, without receiving or parsing maximum or minimum block size syntax elements, may independently determine the maximum or minimum block sizes based on spatio-temporal characteristics and/or sequence resolutions in the same manner as video encoder **200**.

EXAMPLES

The examples listed below can be applied independently or in any combination. To better achieve a beneficial tradeoff between encoder/decoder runtime and compression gain, the following flexible techniques of activating inter-MTS mode are described.

In one example, the maximum (and/or minimum) size of blocks for which the inter-MTS mode can be applied is signaled in the SPS level. This size can be chosen by an encoder (e.g., video encoder **200**) based on spatio-temporal characteristics of the content and/or sequence resolution, etc. In this example, if the inter-MTS mode is enabled for a sequence (e.g., as indicated by a sequence level flag), video decoder **300** may determine to restrict or enable usage of the inter-MTS mode for certain blocks based on the maximum and/or minimum block size signaled at the SPS level.

In one example, a maximum block size restriction may be 16 samples for lower resolution sequences (e.g., $\leq 1080p$), and 32 samples for higher resolution sequences (e.g., $> 1080p$).

In a general example of the disclosure, video encoder **200** and video decoder **300** may be configured to adaptively determine one or more of a maximum block size or a minimum block size for applying an inter-MTS mode. That is, rather than using static maximum and minimum block sizes, video encoder **200** and video decoder **300** may adaptively determine the minimum and maximum block sizes based on various characteristics of the video data. In some examples, video encoder **200** may signal one or more syntax elements indicating the maximum or minimum block sizes for enabling inter-MTS mode. In this way, the size of blocks that may be able to be coded with inter-MTS mode is flexible and adaptable, thus increasing the coding efficiency of certain pictures of sequences of video based on the actual spatio-temporal and/or resolution characteristics of the video data.

After adaptively determining the minimum and/or maximum block size for inter-MTS, video encoder **200** and video decoder **300** may determine whether the inter-MTS mode is enabled for the block of video data based on a size of the block compared to one or more of the minimum block size or the maximum block size. In some examples, the minimum and maximum block size may be a number samples for either a vertical or horizontal dimension of the block. Video encoder **200** and video decoder **300** would compare the smallest vertical or horizontal dimension of the block to the value of the minimum block size. Likewise, video encoder **200** and video decoder **300** would compare the largest vertical or horizontal dimension of the block to the value of the maximum block size. In other examples, the minimum or maximum block size may be represented by the total number of samples in block.

17

If only a maximum size is used, video encoder **200** and video decoder **300** may determine that a block of video data may be coded using inter-MTS mode if a size (e.g., horizontal or vertical size) of the block is less than or equal to the maximum size. That is, inter-MTS mode is enabled. Otherwise, video encoder **200** and video decoder **300** may determine that a block of video data may not be coded using inter-MTS mode if a size (e.g., horizontal or vertical size) of the block is greater than the maximum size. That is, inter-MTS mode is disabled.

If only a minimum size is used, video encoder **200** and video decoder **300** may determine that a block of video data may be coded using inter-MTS mode if a size (e.g., horizontal or vertical size) of the block is greater than or equal to the minimum size. That is, inter-MTS mode is enabled. Otherwise, video encoder **200** and video decoder **300** may determine that a block of video data may not be coded using inter-MTS mode if a size (e.g., horizontal or vertical size) of the block is less than the minimum size. That is, inter-MTS mode is disabled.

If both minimum and maximum sizes are used, video encoder **200** and video decoder **300** determines if a size of the block being coded meets both criteria to determine if the inter-MTS mode is enabled.

Video encoder **200** and video decoder **300** may then encode/decode the block using the inter-MTS mode based on the inter-MTS mode being enabled. In particular, video encoder **200** and video decoder **300** may apply one or more transforms (or inverse transforms) of a plurality of transforms to transform coefficients associated with the block of video data.

In one example of the disclosure, video encoder **200** may be configured to encode one or more syntax elements at a sequence level indicating one or more of the maximum block size or the minimum block size. Likewise, video decoder **300** may decode one or more syntax elements at a sequence level indicating one or more of the maximum block size or the minimum block size. In one example, the sequence level is a sequence parameter set (SPS).

In other examples, the minimum and/or maximum block size information that indicates whether the inter-MTS can be applied can be signaled per-slice or per-picture. For example, video encoder **200** and video decoder **300** may be configured to encode/decode one or more syntax elements at a picture level (e.g., a PPS) indicating the minimum block size or the maximum block size. In another example, video encoder **200** and video decoder **300** may be configured to encode/decode one or more syntax elements at a slice level (e.g., a slice header) indicating the minimum block size or the maximum block size.

In another example of the disclosure, the maximum and/or minimum block size information that indicates whether the inter-MTS mode can be applied may be predetermined by video encoder **200** and video decoder **300** from sequence resolution or other sequence specific characteristics (spatio-temporal, etc.), and hence no signaling is needed. That is, video decoder **300** may determine the size ranges for which inter-MTS mode can be applied from video characteristics, such as sequence resolution or other sequence specific characteristics (spatio-temporal, etc.).

In another example, video encoder **200** and video decoder **300** may determine to apply the inter-MTS for blocks with certain aspect ratios. Video encoder **200** may signal the aspect ratios for which inter-MTS may be applied at the SPS, slice, and/or picture level. In another example, Inter-MTS may be disabled (or enabled) for certain inter-prediction modes. The information that indicates for which inter-

18

prediction modes inter-MTS is enabled or disabled may be either signaled or may be predetermined by the codec (hence no signaling would be needed). Determining the enablement or disablement of inter-MTS mode based on aspect ratios or inter-prediction modes may be used separately or together, including together with the maximum and/or minimum block size restrictions discussed above.

In another example, only a subset of MTS candidates can be used for the inter-MTS. Information that indicates which transform of the plurality of MTS transforms (also called MTS candidates) may be signaled by video encoder **200** at the SPS, slice, and/or picture level. For example, video encoder **200** may encode one or more syntax elements that indicate a subset of transforms of the plurality of transforms to use for decoding the block using the inter-MTS mode. Likewise, video decoder **300** may decode one or more syntax elements that indicate a subset of transforms of the plurality of transforms to use for decoding the block using the inter-MTS mode. Video decoder **300** may then apply inter-MTS mode using the indicated subset of MTS candidates (e.g., the subset of transform of the plurality of MTS transforms). In this way, smaller values of mts_idx may be used, thus reducing overhead signaling and improving coding efficiency.

In another example, inter-MTS usage (e.g., whether inter-MTS mode is enabled or disabled) can be signaled by video encoder **200** per-picture or per-slice. In this way, the use of inter-MTS may be controlled at a finer granular level, thus decreasing encoding and/or decoding runtime.

FIG. 2 is a block diagram illustrating an example video encoder **200** that may perform the techniques of this disclosure. FIG. 2 is provided for purposes of explanation and should not be considered limiting of the techniques as broadly exemplified and described in this disclosure. For purposes of explanation, this disclosure describes video encoder **200** according to the techniques of VVC (ITU-T H.266, under development), and HEVC (ITU-T H.265). However, the techniques of this disclosure may be performed by video encoding devices that are configured to other video coding standards and video coding formats, such as AV1 and successors to the AV1 video coding format.

In the example of FIG. 2, video encoder **200** includes video data memory **230**, mode selection unit **202**, residual generation unit **204**, transform processing unit **206**, quantization unit **208**, inverse quantization unit **210**, inverse transform processing unit **212**, reconstruction unit **214**, filter unit **216**, decoded picture buffer (DPB) **218**, and entropy encoding unit **220**. Any or all of video data memory **230**, mode selection unit **202**, residual generation unit **204**, transform processing unit **206**, quantization unit **208**, inverse quantization unit **210**, inverse transform processing unit **212**, reconstruction unit **214**, filter unit **216**, DPB **218**, and entropy encoding unit **220** may be implemented in one or more processors or in processing circuitry. For instance, the units of video encoder **200** may be implemented as one or more circuits or logic elements as part of hardware circuitry, or as part of a processor, ASIC, or FPGA. Moreover, video encoder **200** may include additional or alternative processors or processing circuitry to perform these and other functions.

Video data memory **230** may store video data to be encoded by the components of video encoder **200**. Video encoder **200** may receive the video data stored in video data memory **230** from, for example, video source **104** (FIG. 1). DPB **218** may act as a reference picture memory that stores reference video data for use in prediction of subsequent video data by video encoder **200**. Video data memory **230** and DPB **218** may be formed by any of a variety of memory

devices, such as dynamic random access memory (DRAM), including synchronous DRAM (SDRAM), magnetoresistive RAM (MRAM), resistive RAM (RRAM), or other types of memory devices. Video data memory **230** and DPB **218** may be provided by the same memory device or separate memory devices. In various examples, video data memory **230** may be on-chip with other components of video encoder **200**, as illustrated, or off-chip relative to those components.

In this disclosure, reference to video data memory **230** should not be interpreted as being limited to memory internal to video encoder **200**, unless specifically described as such, or memory external to video encoder **200**, unless specifically described as such. Rather, reference to video data memory **230** should be understood as reference memory that stores video data that video encoder **200** receives for encoding (e.g., video data for a current block that is to be encoded). Memory **106** of FIG. **1** may also provide temporary storage of outputs from the various units of video encoder **200**.

The various units of FIG. **2** are illustrated to assist with understanding the operations performed by video encoder **200**. The units may be implemented as fixed-function circuits, programmable circuits, or a combination thereof. Fixed-function circuits refer to circuits that provide particular functionality, and are preset on the operations that can be performed. Programmable circuits refer to circuits that can be programmed to perform various tasks, and provide flexible functionality in the operations that can be performed. For instance, programmable circuits may execute software or firmware that cause the programmable circuits to operate in the manner defined by instructions of the software or firmware. Fixed-function circuits may execute software instructions (e.g., to receive parameters or output parameters), but the types of operations that the fixed-function circuits perform are generally immutable. In some examples, one or more of the units may be distinct circuit blocks (fixed-function or programmable), and in some examples, one or more of the units may be integrated circuits.

Video encoder **200** may include arithmetic logic units (ALUs), elementary function units (EFUs), digital circuits, analog circuits, and/or programmable cores, formed from programmable circuits. In examples where the operations of video encoder **200** are performed using software executed by the programmable circuits, memory **106** (FIG. **1**) may store the instructions (e.g., object code) of the software that video encoder **200** receives and executes, or another memory within video encoder **200** (not shown) may store such instructions.

Video data memory **230** is configured to store received video data. Video encoder **200** may retrieve a picture of the video data from video data memory **230** and provide the video data to residual generation unit **204** and mode selection unit **202**. Video data in video data memory **230** may be raw video data that is to be encoded.

Mode selection unit **202** includes a motion estimation unit **222**, a motion compensation unit **224**, and an intra-prediction unit **226**. Mode selection unit **202** may include additional functional units to perform video prediction in accordance with other prediction modes. As examples, mode selection unit **202** may include a palette unit, an intra-block copy unit (which may be part of motion estimation unit **222** and/or motion compensation unit **224**), an affine unit, a linear model (LM) unit, or the like.

Mode selection unit **202** generally coordinates multiple encoding passes to test combinations of encoding parameters and resulting rate-distortion values for such combinations. The encoding parameters may include partitioning of

CTUs into CUs, prediction modes for the CUs, transform types for residual data of the CUs, quantization parameters for residual data of the CUs, and so on. Mode selection unit **202** may ultimately select the combination of encoding parameters having rate-distortion values that are better than the other tested combinations.

Video encoder **200** may partition a picture retrieved from video data memory **230** into a series of CTUs, and encapsulate one or more CTUs within a slice. Mode selection unit **202** may partition a CTU of the picture in accordance with a tree structure, such as the MTT structure, QTBT structure, superblock structure, or the quad-tree structure described above. As described above, video encoder **200** may form one or more CUs from partitioning a CTU according to the tree structure. Such a CU may also be referred to generally as a “video block” or “block.”

In general, mode selection unit **202** also controls the components thereof (e.g., motion estimation unit **222**, motion compensation unit **224**, and intra-prediction unit **226**) to generate a prediction block for a current block (e.g., a current CU, or in HEVC, the overlapping portion of a PU and a TU). For inter-prediction of a current block, motion estimation unit **222** may perform a motion search to identify one or more closely matching reference blocks in one or more reference pictures (e.g., one or more previously coded pictures stored in DPB **218**). In particular, motion estimation unit **222** may calculate a value representative of how similar a potential reference block is to the current block, e.g., according to sum of absolute difference (SAD), sum of squared differences (SSD), mean absolute difference (MAD), mean squared differences (MSD), or the like. Motion estimation unit **222** may generally perform these calculations using sample-by-sample differences between the current block and the reference block being considered. Motion estimation unit **222** may identify a reference block having a lowest value resulting from these calculations, indicating a reference block that most closely matches the current block.

Motion estimation unit **222** may form one or more motion vectors (MVs) that defines the positions of the reference blocks in the reference pictures relative to the position of the current block in a current picture. Motion estimation unit **222** may then provide the motion vectors to motion compensation unit **224**. For example, for uni-directional inter-prediction, motion estimation unit **222** may provide a single motion vector, whereas for bi-directional inter-prediction, motion estimation unit **222** may provide two motion vectors. Motion compensation unit **224** may then generate a prediction block using the motion vectors. For example, motion compensation unit **224** may retrieve data of the reference block using the motion vector. As another example, if the motion vector has fractional sample precision, motion compensation unit **224** may interpolate values for the prediction block according to one or more interpolation filters. Moreover, for bi-directional inter-prediction, motion compensation unit **224** may retrieve data for two reference blocks identified by respective motion vectors and combine the retrieved data, e.g., through sample-by-sample averaging or weighted averaging.

When operating according to the AV1 video coding format, motion estimation unit **222** and motion compensation unit **224** may be configured to encode coding blocks of video data (e.g., both luma and chroma coding blocks) using translational motion compensation, affine motion compensation, overlapped block motion compensation (OBMC), and/or compound inter-intra prediction.

21

As another example, for intra-prediction, or intra-prediction coding, intra-prediction unit **226** may generate the prediction block from samples neighboring the current block. For example, for directional modes, intra-prediction unit **226** may generally mathematically combine values of neighboring samples and populate these calculated values in the defined direction across the current block to produce the prediction block. As another example, for DC mode, intra-prediction unit **226** may calculate an average of the neighboring samples to the current block and generate the prediction block to include this resulting average for each sample of the prediction block.

When operating according to the AV1 video coding format, intra-prediction unit **226** may be configured to encode coding blocks of video data (e.g., both luma and chroma coding blocks) using directional intra prediction, non-directional intra prediction, recursive filter intra prediction, chroma-from-luma (CFL) prediction, intra block copy (IBC), and/or color palette mode. Mode selection unit **202** may include additional functional units to perform video prediction in accordance with other prediction modes.

Mode selection unit **202** provides the prediction block to residual generation unit **204**. Residual generation unit **204** receives a raw, unencoded version of the current block from video data memory **230** and the prediction block from mode selection unit **202**.

Residual generation unit **204** calculates sample-by-sample differences between the current block and the prediction block. The resulting sample-by-sample differences define a residual block for the current block. In some examples, residual generation unit **204** may also determine differences between sample values in the residual block to generate a residual block using residual differential pulse code modulation (RDPCM). In some examples, residual generation unit **204** may be formed using one or more subtractor circuits that perform binary subtraction.

In examples where mode selection unit **202** partitions CUs into PUs, each PU may be associated with a luma prediction unit and corresponding chroma prediction units. Video encoder **200** and video decoder **300** may support PUs having various sizes. As indicated above, the size of a CU may refer to the size of the luma coding block of the CU and the size of a PU may refer to the size of a luma prediction unit of the PU. Assuming that the size of a particular CU is $2N \times 2N$, video encoder **200** may support PU sizes of $2N \times 2N$ or $N \times N$ for intra prediction, and symmetric PU sizes of $2N \times 2N$, $2N \times N$, $N \times 2N$, $N \times N$, or similar for inter prediction. Video encoder **200** and video decoder **300** may also support asymmetric partitioning for PU sizes of $2N \times nU$, $2N \times nD$, $nL \times 2N$, and $nR \times 2N$ for inter prediction.

In examples where mode selection unit **202** does not further partition a CU into PUs, each CU may be associated with a luma coding block and corresponding chroma coding blocks. As above, the size of a CU may refer to the size of the luma coding block of the CU. The video encoder **200** and video decoder **300** may support CU sizes of $2N \times 2N$, $2N \times N$, or $N \times 2N$.

For other video coding techniques such as an intra-block copy mode coding, an affine-mode coding, and linear model (LM) mode coding, as some examples, mode selection unit **202**, via respective units associated with the coding techniques, generates a prediction block for the current block being encoded. In some examples, such as palette mode coding, mode selection unit **202** may not generate a prediction block, and instead generate syntax elements that indicate the manner in which to reconstruct the block based on

22

a selected palette. In such modes, mode selection unit **202** may provide these syntax elements to entropy encoding unit **220** to be encoded.

As described above, residual generation unit **204** receives the video data for the current block and the corresponding prediction block. Residual generation unit **204** then generates a residual block for the current block. To generate the residual block, residual generation unit **204** calculates sample-by-sample differences between the prediction block and the current block.

Transform processing unit **206** applies one or more transforms to the residual block to generate a block of transform coefficients (referred to herein as a “transform coefficient block”). Transform processing unit **206** may apply various transforms to a residual block to form the transform coefficient block. For example, transform processing unit **206** may apply a discrete cosine transform (DCT), a directional transform, a Karhunen-Loeve transform (KLT), or a conceptually similar transform to a residual block. In some examples, transform processing unit **206** may perform multiple transforms to a residual block, e.g., a primary transform and a secondary transform, such as a rotational transform. In some examples, transform processing unit **206** does not apply transforms to a residual block.

Transform processing unit **206** may be configured to apply transform according to the inter-MTS mode described above. In particular, transform processing unit **206** may be configured to enable or disable inter-MTS mode using any combination of techniques of this disclosure. In one example, transform processing unit **206** may be configured to adaptively determine one or more of a maximum block size or a minimum block size for applying an inter-MTS mode, and determine whether the inter-MTS mode is enabled for the block of video data based on a size of the block compared to one or more of the minimum block size or the maximum block size. Video encoder **200**, including transform processing unit **206** may encode the block using the inter-MTS mode based on the inter-MTS mode being enabled, wherein to encode the block using the inter-MTS mode, transform processing unit **206** is configured to apply one or more transforms of a plurality of transforms to residual values associated with the block of video data.

When operating according to AV1, transform processing unit **206** may apply one or more transforms to the residual block to generate a block of transform coefficients (referred to herein as a “transform coefficient block”). Transform processing unit **206** may apply various transforms to a residual block to form the transform coefficient block. For example, transform processing unit **206** may apply a horizontal/vertical transform combination that may include a discrete cosine transform (DCT), an asymmetric discrete sine transform (ADST), a flipped ADST (e.g., an ADST in reverse order), and an identity transform (IDTX). When using an identity transform, the transform is skipped in one of the vertical or horizontal directions. In some examples, transform processing may be skipped.

Quantization unit **208** may quantize the transform coefficients in a transform coefficient block, to produce a quantized transform coefficient block. Quantization unit **208** may quantize transform coefficients of a transform coefficient block according to a quantization parameter (QP) value associated with the current block. Video encoder **200** (e.g., via mode selection unit **202**) may adjust the degree of quantization applied to the transform coefficient blocks associated with the current block by adjusting the QP value associated with the CU. Quantization may introduce loss of information, and thus, quantized transform coefficients may

23

have lower precision than the original transform coefficients produced by transform processing unit 206.

Inverse quantization unit 210 and inverse transform processing unit 212 may apply inverse quantization and inverse transforms to a quantized transform coefficient block, respectively, to reconstruct a residual block from the transform coefficient block. Reconstruction unit 214 may produce a reconstructed block corresponding to the current block (albeit potentially with some degree of distortion) based on the reconstructed residual block and a prediction block generated by mode selection unit 202. For example, reconstruction unit 214 may add samples of the reconstructed residual block to corresponding samples from the prediction block generated by mode selection unit 202 to produce the reconstructed block.

Filter unit 216 may perform one or more filter operations on reconstructed blocks. For example, filter unit 216 may perform deblocking operations to reduce blockiness artifacts along edges of CUs. Operations of filter unit 216 may be skipped, in some examples.

When operating according to AV1, filter unit 216 may perform one or more filter operations on reconstructed blocks. For example, filter unit 216 may perform deblocking operations to reduce blockiness artifacts along edges of CUs. In other examples, filter unit 216 may apply a constrained directional enhancement filter (CDEF), which may be applied after deblocking, and may include the application of non-separable, non-linear, low-pass directional filters based on estimated edge directions. Filter unit 216 may also include a loop restoration filter, which is applied after CDEF, and may include a separable symmetric normalized Wiener filter or a dual self-guided filter.

Video encoder 200 stores reconstructed blocks in DPB 218. For instance, in examples where operations of filter unit 216 are not performed, reconstruction unit 214 may store reconstructed blocks to DPB 218. In examples where operations of filter unit 216 are performed, filter unit 216 may store the filtered reconstructed blocks to DPB 218. Motion estimation unit 222 and motion compensation unit 224 may retrieve a reference picture from DPB 218, formed from the reconstructed (and potentially filtered) blocks, to inter-predict blocks of subsequently encoded pictures. In addition, intra-prediction unit 226 may use reconstructed blocks in DPB 218 of a current picture to intra-predict other blocks in the current picture.

In general, entropy encoding unit 220 may entropy encode syntax elements received from other functional components of video encoder 200. For example, entropy encoding unit 220 may entropy encode quantized transform coefficient blocks from quantization unit 208. As another example, entropy encoding unit 220 may entropy encode prediction syntax elements (e.g., motion information for inter-prediction or intra-mode information for intra-prediction) from mode selection unit 202. Entropy encoding unit 220 may perform one or more entropy encoding operations on the syntax elements, which are another example of video data, to generate entropy-encoded data. For example, entropy encoding unit 220 may perform a context-adaptive variable length coding (CAVLC) operation, a CABAC operation, a variable-to-variable (V2V) length coding operation, a syntax-based context-adaptive binary arithmetic coding (SBAC) operation, a Probability Interval Partitioning Entropy (PIPE) coding operation, an Exponential-Golomb encoding operation, or another type of entropy encoding operation on the data. In some examples, entropy encoding unit 220 may operate in bypass mode where syntax elements are not entropy encoded.

24

Video encoder 200 may output a bitstream that includes the entropy encoded syntax elements needed to reconstruct blocks of a slice or picture. In particular, entropy encoding unit 220 may output the bitstream.

In accordance with AV1, entropy encoding unit 220 may be configured as a symbol-to-symbol adaptive multi-symbol arithmetic coder. A syntax element in AV1 includes an alphabet of N elements, and a context (e.g., probability model) includes a set of N probabilities. Entropy encoding unit 220 may store the probabilities as n-bit (e.g., 15-bit) cumulative distribution functions (CDFs). Entropy encoding unit 22 may perform recursive scaling, with an update factor based on the alphabet size, to update the contexts.

The operations described above are described with respect to a block. Such description should be understood as being operations for a luma coding block and/or chroma coding blocks. As described above, in some examples, the luma coding block and chroma coding blocks are luma and chroma components of a CU. In some examples, the luma coding block and the chroma coding blocks are luma and chroma components of a PU.

In some examples, operations performed with respect to a luma coding block need not be repeated for the chroma coding blocks. As one example, operations to identify a motion vector (MV) and reference picture for a luma coding block need not be repeated for identifying a MV and reference picture for the chroma blocks. Rather, the MV for the luma coding block may be scaled to determine the MV for the chroma blocks, and the reference picture may be the same. As another example, the intra-prediction process may be the same for the luma coding block and the chroma coding blocks.

Video encoder 200 represents an example of a device configured to encode video data including a memory configured to store video data, and one or more processing units implemented in circuitry and configured to determine if an inter-MTS mode is enabled for a block of a sequence based on a size of the block compared to a minimum block size or a maximum block size, and code the block using the inter MTS mode based on the determination.

FIG. 3 is a block diagram illustrating an example video decoder 300 that may perform the techniques of this disclosure. FIG. 3 is provided for purposes of explanation and is not limiting on the techniques as broadly exemplified and described in this disclosure. For purposes of explanation, this disclosure describes video decoder 300 according to the techniques of VVC (ITU-T H.266, under development), and HEVC (ITU-T H.265). However, the techniques of this disclosure may be performed by video coding devices that are configured to other video coding standards.

In the example of FIG. 3, video decoder 300 includes coded picture buffer (CPB) memory 320, entropy decoding unit 302, prediction processing unit 304, inverse quantization unit 306, inverse transform processing unit 308, reconstruction unit 310, filter unit 312, and decoded picture buffer (DPB) 314. Any or all of CPB memory 320, entropy decoding unit 302, prediction processing unit 304, inverse quantization unit 306, inverse transform processing unit 308, reconstruction unit 310, filter unit 312, and DPB 314 may be implemented in one or more processors or in processing circuitry. For instance, the units of video decoder 300 may be implemented as one or more circuits or logic elements as part of hardware circuitry, or as part of a processor, ASIC, or FPGA. Moreover, video decoder 300 may include additional or alternative processors or processing circuitry to perform these and other functions.

25

Prediction processing unit **304** includes motion compensation unit **316** and intra-prediction unit **318**. Prediction processing unit **304** may include additional units to perform prediction in accordance with other prediction modes. As examples, prediction processing unit **304** may include a palette unit, an intra-block copy unit (which may form part of motion compensation unit **316**), an affine unit, a linear model (LM) unit, or the like. In other examples, video decoder **300** may include more, fewer, or different functional components.

When operating according to AV1, motion compensation unit **316** may be configured to decode coding blocks of video data (e.g., both luma and chroma coding blocks) using translational motion compensation, affine motion compensation, OBMC, and/or compound inter-intra prediction, as described above. Intra-prediction unit **318** may be configured to decode coding blocks of video data (e.g., both luma and chroma coding blocks) using directional intra prediction, non-directional intra prediction, recursive filter intra prediction, CFL, intra block copy (IBC), and/or color palette mode, as described above.

CPB memory **320** may store video data, such as an encoded video bitstream, to be decoded by the components of video decoder **300**. The video data stored in CPB memory **320** may be obtained, for example, from computer-readable medium **110** (FIG. 1). CPB memory **320** may include a CPB that stores encoded video data (e.g., syntax elements) from an encoded video bitstream. Also, CPB memory **320** may store video data other than syntax elements of a coded picture, such as temporary data representing outputs from the various units of video decoder **300**. DPB **314** generally stores decoded pictures, which video decoder **300** may output and/or use as reference video data when decoding subsequent data or pictures of the encoded video bitstream. CPB memory **320** and DPB **314** may be formed by any of a variety of memory devices, such as DRAM, including SDRAM, MRAM, RRAM, or other types of memory devices. CPB memory **320** and DPB **314** may be provided by the same memory device or separate memory devices. In various examples, CPB memory **320** may be on-chip with other components of video decoder **300**, or off-chip relative to those components.

Additionally or alternatively, in some examples, video decoder **300** may retrieve coded video data from memory **120** (FIG. 1). That is, memory **120** may store data as discussed above with CPB memory **320**. Likewise, memory **120** may store instructions to be executed by video decoder **300**, when some or all of the functionality of video decoder **300** is implemented in software to be executed by processing circuitry of video decoder **300**.

The various units shown in FIG. 3 are illustrated to assist with understanding the operations performed by video decoder **300**. The units may be implemented as fixed-function circuits, programmable circuits, or a combination thereof. Similar to FIG. 2, fixed-function circuits refer to circuits that provide particular functionality, and are preset on the operations that can be performed. Programmable circuits refer to circuits that can be programmed to perform various tasks, and provide flexible functionality in the operations that can be performed. For instance, programmable circuits may execute software or firmware that cause the programmable circuits to operate in the manner defined by instructions of the software or firmware. Fixed-function circuits may execute software instructions (e.g., to receive parameters or output parameters), but the types of operations that the fixed-function circuits perform are generally immutable. In some examples, one or more of the units may be

26

distinct circuit blocks (fixed-function or programmable), and in some examples, one or more of the units may be integrated circuits.

Video decoder **300** may include ALUs, EFUs, digital circuits, analog circuits, and/or programmable cores formed from programmable circuits. In examples where the operations of video decoder **300** are performed by software executing on the programmable circuits, on-chip or off-chip memory may store instructions (e.g., object code) of the software that video decoder **300** receives and executes.

Entropy decoding unit **302** may receive encoded video data from the CPB and entropy decode the video data to reproduce syntax elements. Prediction processing unit **304**, inverse quantization unit **306**, inverse transform processing unit **308**, reconstruction unit **310**, and filter unit **312** may generate decoded video data based on the syntax elements extracted from the bitstream.

In general, video decoder **300** reconstructs a picture on a block-by-block basis. Video decoder **300** may perform a reconstruction operation on each block individually (where the block currently being reconstructed, i.e., decoded, may be referred to as a “current block”).

Entropy decoding unit **302** may entropy decode syntax elements defining quantized transform coefficients of a quantized transform coefficient block, as well as transform information, such as a quantization parameter (QP) and/or transform mode indication(s). Inverse quantization unit **306** may use the QP associated with the quantized transform coefficient block to determine a degree of quantization and, likewise, a degree of inverse quantization for inverse quantization unit **306** to apply. Inverse quantization unit **306** may, for example, perform a bitwise left-shift operation to inverse quantize the quantized transform coefficients. Inverse quantization unit **306** may thereby form a transform coefficient block including transform coefficients.

After inverse quantization unit **306** forms the transform coefficient block, inverse transform processing unit **308** may apply one or more inverse transforms to the transform coefficient block to generate a residual block associated with the current block. For example, inverse transform processing unit **308** may apply an inverse DCT, an inverse integer transform, an inverse Karhunen-Loeve transform (KLT), an inverse rotational transform, an inverse directional transform, or another inverse transform to the transform coefficient block.

Inverse transform processing unit **308** may be configured to apply transform according to the inter-MTS mode described above. In particular, inverse transform processing unit **308** may be configured to enable or disable inter-MTS mode using any combination of techniques of this disclosure. In one example, inverse transform processing unit **308** may be configured to adaptively determine one or more of a maximum block size or a minimum block size for applying an inter-MTS mode, and determine whether the inter-MTS mode is enabled for the block of video data based on a size of the block compared to one or more of the minimum block size or the maximum block size. Video decoder **300**, including inverse transform processing unit **308** may decode the block using the inter-MTS mode based on the inter-MTS mode being enabled, wherein to decode the block using the inter-MTS mode, inverse transform processing unit **308** is configured to apply one or more transforms (e.g., inverse transforms of a plurality of transforms to residual values associated with the block of video data).

Furthermore, prediction processing unit **304** generates a prediction block according to prediction information syntax elements that were entropy decoded by entropy decoding

27

unit **302**. For example, if the prediction information syntax elements indicate that the current block is inter-predicted, motion compensation unit **316** may generate the prediction block. In this case, the prediction information syntax elements may indicate a reference picture in DPB **314** from which to retrieve a reference block, as well as a motion vector identifying a location of the reference block in the reference picture relative to the location of the current block in the current picture. Motion compensation unit **316** may generally perform the inter-prediction process in a manner that is substantially similar to that described with respect to motion compensation unit **224** (FIG. 2).

As another example, if the prediction information syntax elements indicate that the current block is intra-predicted, intra-prediction unit **318** may generate the prediction block according to an intra-prediction mode indicated by the prediction information syntax elements. Again, intra-prediction unit **318** may generally perform the intra-prediction process in a manner that is substantially similar to that described with respect to intra-prediction unit **226** (FIG. 2). Intra-prediction unit **318** may retrieve data of neighboring samples to the current block from DPB **314**.

Reconstruction unit **310** may reconstruct the current block using the prediction block and the residual block. For example, reconstruction unit **310** may add samples of the residual block to corresponding samples of the prediction block to reconstruct the current block.

Filter unit **312** may perform one or more filter operations on reconstructed blocks. For example, filter unit **312** may perform deblocking operations to reduce blockiness artifacts along edges of the reconstructed blocks. Operations of filter unit **312** are not necessarily performed in all examples.

Video decoder **300** may store the reconstructed blocks in DPB **314**. For instance, in examples where operations of filter unit **312** are not performed, reconstruction unit **310** may store reconstructed blocks to DPB **314**. In examples where operations of filter unit **312** are performed, filter unit **312** may store the filtered reconstructed blocks to DPB **314**. As discussed above, DPB **314** may provide reference information, such as samples of a current picture for intra-prediction and previously decoded pictures for subsequent motion compensation, to prediction processing unit **304**. Moreover, video decoder **300** may output decoded pictures (e.g., decoded video) from DPB **314** for subsequent presentation on a display device, such as display device **118** of FIG. 1.

In this manner, video decoder **300** represents an example of a video decoding device including a memory configured to store video data, and one or more processing units implemented in circuitry and configured to determine if an inter-MTS mode is enabled for a block of a sequence based on a size of the block compared to a minimum block size or a maximum block size, and code the block using the inter-MTS mode based on the determination.

FIG. 4 is a flowchart illustrating an example method for encoding a current block in accordance with the techniques of this disclosure. The current block may comprise a current CU. Although described with respect to video encoder **200** (FIGS. 1 and 2), it should be understood that other devices may be configured to perform a method similar to that of FIG. 4.

In this example, video encoder **200** initially predicts the current block (**350**). For example, video encoder **200** may form a prediction block for the current block. Video encoder **200** may then calculate a residual block for the current block (**352**). To calculate the residual block, video encoder **200** may calculate a difference between the original, unencoded

28

block and the prediction block for the current block. Video encoder **200** may then transform the residual block and quantize transform coefficients of the residual block (**354**). The techniques of this disclosure for determining whether an inter-MTS mode is enabled may be performed at process **354**. Next, video encoder **200** may scan the quantized transform coefficients of the residual block (**356**). During the scan, or following the scan, video encoder **200** may entropy encode the transform coefficients (**358**). For example, video encoder **200** may encode the transform coefficients using CAVLC or CABAC. Video encoder **200** may then output the entropy encoded data of the block (**360**).

FIG. 5 is a flowchart illustrating an example method for decoding a current block of video data in accordance with the techniques of this disclosure. The current block may comprise a current CU. Although described with respect to video decoder **300** (FIGS. 1 and 3), it should be understood that other devices may be configured to perform a method similar to that of FIG. 5.

Video decoder **300** may receive entropy encoded data for the current block, such as entropy encoded prediction information and entropy encoded data for transform coefficients of a residual block corresponding to the current block (**370**). Video decoder **300** may entropy decode the entropy encoded data to determine prediction information for the current block and to reproduce transform coefficients of the residual block (**372**). Video decoder **300** may predict the current block (**374**), e.g., using an intra- or inter-prediction mode as indicated by the prediction information for the current block, to calculate a prediction block for the current block. Video decoder **300** may then inverse scan the reproduced transform coefficients (**376**), to create a block of quantized transform coefficients. Video decoder **300** may then inverse quantize the transform coefficients and apply an inverse transform to the transform coefficients to produce a residual block (**378**). The techniques of this disclosure for determining whether an inter-MTS mode is enabled may be performed at process **378**. Video decoder **300** may ultimately decode the current block by combining the prediction block and the residual block (**380**).

FIG. 6 is a flowchart illustrating another example method for encoding a current block in accordance with the techniques of this disclosure. The techniques of FIG. 6 may be performed by one or more structural units of video encoder **200**, including transform processing unit **206**.

In a first example of the disclosure, video encoder **200** is configured to adaptively determine one or more of a maximum block size or a minimum block size for applying an inter-MTS mode (**600**). Video encoder **200** may further determine whether the inter-MTS mode is enabled for the block of video data based on a size of the block compared to one or more of the minimum block size or the maximum block size (**610**). Video encoder **200** may then encode the block using the inter-MTS mode based on the inter-MTS mode being enabled, wherein to encode the block using the inter-MTS mode, video encoder **200** is configured to apply one or more transforms of a plurality of transforms to residual values associated with the block of video data (**620**).

In one example, video encoder **200** is configured to encode one or more syntax elements at a sequence level indicating one or more of the maximum block size or the minimum block size. In one example, the sequence level is a sequence parameter set (SPS).

In another example, to adaptively determine one or more of the maximum block size or the minimum block size, video encoder **200** is configured to determine one or more of the maximum block size or the minimum block size based

on one or more of spatio-temporal characteristics of a sequence of the video data or a resolution of the sequence of the video data.

In another example, video encoder **200** is configured to encode one or more syntax elements at a picture level indicating the minimum block size or the maximum block size. In still another example, video encoder **200** is configured to encode one or more syntax elements at a slice level indicating the minimum block size or the maximum block size.

In order to determine whether the inter-MTS mode is enabled for the block of video data, video encoder **200** may be configured to determine whether the inter-MTS mode is enabled for the block of video data based on one or more of an aspect ratio of a picture that includes the block or an inter-prediction mode used to encode the block.

In another example, video encoder **200** may encode one or more syntax elements that indicate a subset of transforms of the plurality of transforms to use for decoding the block using the inter-MTS mode.

In a more specific example of encoding the block using the inter-MTS mode based on the inter-MTS mode being enabled, video encoder **200** may be configured to apply a prediction process to the block of video data to determine residual values associated with the block of video data, determine one or more transforms of the plurality of transforms to use for the inter-MTS mode, encode an MTS index that indicates the one or more transforms of the plurality of transforms to use for the inter-MTS mode, apply the one or more transforms to the residual values to determine transform coefficients associated with the block of video data, and encode the transform coefficients.

FIG. 7 is a flowchart illustrating another example method for decoding a current block in accordance with the techniques of this disclosure. The techniques of FIG. 7 may be performed by one or more structural units of video decoder **300**, including inverse transform processing unit **308**.

In a first example of the disclosure, video decoder **300** is configured to adaptively determine one or more of a maximum block size or a minimum block size for applying an inter-MTS mode (**700**), and determine whether the inter-MTS mode is enabled for the block of video data based on a size of the block compared to one or more of the minimum block size or the maximum block size (**710**). Video decoder **300** may then decode the block using the inter-MTS mode based on the inter-MTS mode being enabled, wherein to decode the block using the inter-MTS mode, video decoder **300** is configured to apply one or more transforms of a plurality of transforms to transform coefficients associated with the block of video data (**720**).

In one example, to adaptively determine one or more of the maximum block size or the minimum block size, video decoder **300** is configured to decode one or more syntax elements at a sequence level indicating one or more of the maximum block size or the minimum block size. In one example, the sequence level is a sequence parameter set (SPS).

In another example, to adaptively determine one or more of the maximum block size or the minimum block size, video decoder **300** is configured to determine one or more of the maximum block size or the minimum block size based on one or more of spatio-temporal characteristics of a sequence of the video data or a resolution of the sequence of the video data.

In another example, to adaptively determine one or more of the maximum block size or the minimum block size, video decoder **300** is configured to decode one or more

syntax elements at a picture level indicating the minimum block size or the maximum block size.

In another example, to adaptively determine one or more of the maximum block size or the minimum block size, video decoder **300** is configured to decode one or more syntax elements at a slice level indicating the minimum block size or the maximum block size.

In another example, to determine whether the inter-MTS mode is enabled for the block of video data, video decoder **300** is configured to determine whether the inter-MTS mode is enabled for the block of video data based on one or more of an aspect ratio of a picture that includes the block or an inter-prediction mode used to decode the block.

In another example, video decoder **300** is configured to decode one or more syntax elements that indicate a subset of transforms of the plurality of transforms to use for decoding the block using the inter-MTS mode.

In a more detailed example of decoding the block using the inter-MTS mode based on the inter-MTS mode being enabled, video decoder **300** is configured to determine transform coefficients associated with the block of video data, decode an MTS index that indicates one or more transforms of the plurality of transforms to use for the inter-MTS mode, apply the one or more transforms to the transform coefficients to determine residual values associated with the block of video data, and apply a prediction process to the residual values to determine a decoded block of the video data.

Other illustrative aspects of the disclosure are described below.

Aspect 1A—A method of coding video data, the method comprising: determining if an inter-MTS mode is enabled for a block of a sequence based on a size of the block compared to a minimum block size or a maximum block size; and coding the block using the inter MTS mode based on the determination.

Aspect 2A—The method of Aspect 1A, further comprising: coding one or more syntax elements at a sequence level indicating the minimum block size or the maximum block size.

Aspect 3A—The method of Aspect 2A, wherein the sequence level is a sequence parameter set (SPS).

Aspect 4A—The method of Aspect 1A, further comprising: coding one or more syntax elements at a picture level indicating the minimum block size or the maximum block size.

Aspect 5A—The method of Aspect 1A, further comprising: coding one or more syntax elements at a slice level indicating the minimum block size or the maximum block size.

Aspect 6A—The method of Aspect 1A, further comprising: determining the minimum block size or the maximum block size based on one or more of a sequence resolution or spatio-temporal characteristics.

Aspect 7A—A method of coding video data, the method comprising: determining if an inter-MTS mode is enabled for a block of a sequence based on an aspect ratio of a picture; and coding the block using the inter MTS mode based on the determination.

Aspect 8A—A method of coding video data, the method comprising: determining if an inter-MTS mode is enabled for a block of a sequence based on an inter-prediction mode; and coding the block using the inter MTS mode based on the determination.

Aspect 9A—The method of any of Aspects 1A-8A, wherein coding comprises decoding.

31

Aspect 10A—The method of any of Aspects 1A-8A, wherein coding comprises encoding.

Aspect 11A—A device for coding video data, the device comprising one or more means for performing the method of any of Aspects 1A-10A.

Aspect 12A—The device of Aspect 11A, wherein the one or more means comprise one or more processors implemented in circuitry.

Aspect 13A—The device of any of Aspects 11A and 12A, further comprising a memory to store the video data.

Aspect 14A—The device of any of Aspects 11A-13A, further comprising a display configured to display decoded video data.

Aspect 15A—The device of any of Aspects 11A-14A, wherein the device comprises one or more of a camera, a computer, a mobile device, a broadcast receiver device, or a set-top box.

Aspect 16A—The device of any of Aspects 11A-15A, wherein the device comprises a video decoder.

Aspect 17A—The device of any of Aspects 11A-16A, wherein the device comprises a video encoder.

Aspect 18A—A computer-readable storage medium having stored thereon instructions that, when executed, cause one or more processors to perform the method of any of Aspects 1A-10A.

Aspect 1B—A method of decoding video data, the method comprising: adaptively determining one or more of a maximum block size or a minimum block size for applying an inter-MTS (multiple transform set) mode; determining whether the inter-MTS mode is enabled for a block of video data based on a size of the block compared to one or more of the minimum block size or the maximum block size; and decoding the block using the inter-MTS mode based on the inter-MTS mode being enabled, wherein decoding the block using the inter-MTS mode includes applying one or more transforms of a plurality of transforms to transform coefficients associated with the block of video data.

Aspect 2B—The method of Aspect 1B, wherein adaptively determining one or more of the maximum block size or the minimum block size comprises: decoding one or more syntax elements at a sequence level indicating one or more of the maximum block size or the minimum block size.

Aspect 3B—The method of Aspect 2B, wherein the sequence level is a sequence parameter set (SPS).

Aspect 4B—The method of Aspect 1B, wherein adaptively determining one or more of the maximum block size or the minimum block size comprises: determining one or more of the maximum block size or the minimum block size based on one or more of spatio-temporal characteristics of a sequence of the video data or a resolution of the sequence of the video data.

Aspect 5B—The method of Aspect 1B, wherein adaptively determining one or more of the maximum block size or the minimum block size comprises: decoding one or more syntax elements at a picture level indicating the minimum block size or the maximum block size.

Aspect 6B—The method of Aspect 1B, wherein adaptively determining one or more of the maximum block size or the minimum block size comprises: decoding one or more syntax elements at a slice level indicating the minimum block size or the maximum block size.

Aspect 7B—The method of any of Aspects 1B-6B, wherein determining whether the inter-MTS mode is enabled for the block of video data further comprises: determining whether the inter-MTS mode is enabled for the block of video data based on one or more of an aspect ratio

32

of a picture that includes the block or an inter-prediction mode used to decode the block.

Aspect 8B—The method of any of Aspects 1B-7B, further comprising: decoding one or more syntax elements that indicate a subset of transforms of the plurality of transforms to use for decoding the block using the inter-MTS mode.

Aspect 9B—The method of any of Aspects 1B-8B, wherein decoding the block using the inter-MTS mode based on the inter-MTS mode being enabled comprises: determining transform coefficients associated with the block of video data; decoding an MTS index that indicates one or more transforms of the plurality of transforms to use for the inter-MTS mode; applying the one or more transforms to the transform coefficients to determine residual values associated with the block of video data; and applying a prediction process to the residual values to determine a decoded block of the video data.

Aspect 10B—The method of any of Aspects 1B-9B, further comprising: displaying a decoded picture that includes the block of video data.

Aspect 11B—An apparatus configured to decode video data, the apparatus comprising: a memory configured to store a block of video data; and one or more processors implemented in circuitry and in communication with the memory, the one or more processors configured to: adaptively determine one or more of a maximum block size or a minimum block size for applying an inter-MTS (multiple transform set) mode; determine whether the inter-MTS mode is enabled for the block of video data based on a size of the block compared to one or more of the minimum block size or the maximum block size; and decode the block using the inter-MTS mode based on the inter-MTS mode being enabled, wherein to decode the block using the inter-MTS mode, the one or more processors are configured to apply one or more transforms of a plurality of transforms to transform coefficients associated with the block of video data.

Aspect 12B—The apparatus of Aspect 11B, wherein to adaptively determine one or more of the maximum block size or the minimum block size, the one or more processors are configured to: decode one or more syntax elements at a sequence level indicating one or more of the maximum block size or the minimum block size.

Aspect 13B—The apparatus of Aspect 12B, wherein the sequence level is a sequence parameter set (SPS).

Aspect 14B—The apparatus of Aspect 11B, wherein to adaptively determine one or more of the maximum block size or the minimum block size, the one or more processors are configured to: determine one or more of the maximum block size or the minimum block size based on one or more of spatio-temporal characteristics of a sequence of the video data or a resolution of the sequence of the video data.

Aspect 15B—The apparatus of Aspect 11B, wherein to adaptively determine one or more of the maximum block size or the minimum block size, the one or more processors are configured to: decode one or more syntax elements at a picture level indicating the minimum block size or the maximum block size.

Aspect 16B—The apparatus of Aspect 11B, wherein to adaptively determine one or more of the maximum block size or the minimum block size, the one or more processors are configured to: decode one or more syntax elements at a slice level indicating the minimum block size or the maximum block size.

Aspect 17B—The apparatus of any of Aspects 11B-16B, wherein to determine whether the inter-MTS mode is enabled for the block of video data, the one or more

processors are configured to: determine whether the inter-MTS mode is enabled for the block of video data based on one or more of an aspect ratio of a picture that includes the block or an inter-prediction mode used to decode the block.

Aspect 18B—The apparatus of any of Aspects 11B-17B, wherein the one or more processors are further configured to: decode one or more syntax elements that indicate a subset of transforms of the plurality of transforms to use for decoding the block using the inter-MTS mode.

Aspect 19B—The apparatus of any of Aspects 11B-18B, wherein to decode the block using the inter-MTS mode based on the inter-MTS mode being enabled, the one or more processors are configured to: determine transform coefficients associated with the block of video data; decode an MTS index that indicates one or more transforms of the plurality of transforms to use for the inter-MTS mode; apply the one or more transforms to the transform coefficients to determine residual values associated with the block of video data; and apply a prediction process to the residual values to determine a decoded block of the video data.

Aspect 20B—The apparatus of any of Aspects 11B-19B, further comprising: a display configured to display a decoded picture that includes the block of video data.

Aspect 21B—An apparatus configured to decode video data, the apparatus comprising: means for adaptively determining one or more of a maximum block size or a minimum block size for applying an inter-MTS (multiple transform set) mode; means for determining whether the inter-MTS mode is enabled for a block of video data based on a size of the block compared to one or more of the minimum block size or the maximum block size; and means for decoding the block using the inter-MTS mode based on the inter-MTS mode being enabled, wherein decoding the block using the inter-MTS mode includes applying one or more transforms of a plurality of transforms to transform coefficients associated with the block of video data.

Aspect 22B—A non-transitory computer-readable storage medium storing instructions that, when executed, cause one or more processors of a device configured to decode video data to: adaptively determine one or more of a maximum block size or a minimum block size for applying an inter-MTS (multiple transform set) mode; determine whether the inter-MTS mode is enabled for a block of video data based on a size of the block compared to one or more of the minimum block size or the maximum block size; and decode the block using the inter-MTS mode based on the inter-MTS mode being enabled, wherein to decode the block using the inter-MTS mode, the one or more processors are configured to apply one or more transforms of a plurality of transforms to transform coefficients associated with the block of video data.

Aspect 23B. An apparatus configured to encode video data, the apparatus comprising: a memory configured to store a block of video data; and one or more processors implemented in circuitry and in communication with the memory, the one or more processors configured to: adaptively determine one or more of a maximum block size or a minimum block size for applying an inter-MTS (multiple transform set) mode; determine whether the inter-MTS mode is enabled for the block of video data based on a size of the block compared to one or more of the minimum block size or the maximum block size; and encode the block using the inter-MTS mode based on the inter-MTS mode being enabled, wherein to encode the block using the inter-MTS mode, the one or more processors are configured to apply one or more transforms of a plurality of transforms to residual values associated with the block of video data.

Aspect 24B—The apparatus of Aspect 23B, wherein the one or more processors are further configured to: encode one or more syntax elements at a sequence level indicating one or more of the maximum block size or the minimum block size.

Aspect 25B—The apparatus of Aspect 24B, wherein the sequence level is a sequence parameter set (SPS).

Aspect 26B—The apparatus of Aspect 23B, wherein to adaptively determine one or more of the maximum block size or the minimum block size, the one or more processors are configured to: determine one or more of the maximum block size or the minimum block size based on one or more of spatio-temporal characteristics of a sequence of the video data or a resolution of the sequence of the video data.

Aspect 27B—The apparatus of Aspect 23B, wherein the one or more processors are further configured to: encode one or more syntax elements at a picture level indicating the minimum block size or the maximum block size.

Aspect 28B—The apparatus of Aspect 23B, wherein the one or more processors are further configured to: encode one or more syntax elements at a slice level indicating the minimum block size or the maximum block size.

Aspect 29B—The apparatus of any of Aspects 23B-28B, wherein to determine whether the inter-MTS mode is enabled for the block of video data, the one or more processors are configured to: determine whether the inter-MTS mode is enabled for the block of video data based on one or more of an aspect ratio of a picture that includes the block or an inter-prediction mode used to encode the block.

Aspect 30B—The apparatus of any of Aspects 23B-29B, wherein the one or more processors are further configured to: encode one or more syntax elements that indicate a subset of transforms of the plurality of transforms to use for decoding the block using the inter-MTS mode.

Aspect 31B—The apparatus of any of Aspects 23B-30B, wherein to encode the block using the inter-MTS mode based on the inter-MTS mode being enabled, the one or more processors are configured to: apply a prediction process to the block of video data to determine residual values associated with the block of video data; determine one or more transforms of the plurality of transforms to use for the inter-MTS mode; encode an MTS index that indicates the one or more transforms of the plurality of transforms to use for the inter-MTS mode; apply the one or more transforms to the residual values to determine transform coefficients associated with the block of video data; and encode the transform coefficients.

Aspect 32B—The apparatus of any of Aspects 23B-31B, further comprising: a camera configured to capture a picture that includes the block of video data.

It is to be recognized that depending on the example, certain acts or events of any of the techniques described herein can be performed in a different sequence, may be added, merged, or left out altogether (e.g., not all described acts or events are necessary for the practice of the techniques). Moreover, in certain examples, acts or events may be performed concurrently, e.g., through multi-threaded processing, interrupt processing, or multiple processors, rather than sequentially.

In one or more examples, the functions described may be implemented in hardware, software, firmware, or any combination thereof. If implemented in software, the functions may be stored on or transmitted over as one or more instructions or code on a computer-readable medium and executed by a hardware-based processing unit. Computer-readable media may include computer-readable storage media, which corresponds to a tangible medium such as data

storage media, or communication media including any medium that facilitates transfer of a computer program from one place to another, e.g., according to a communication protocol. In this manner, computer-readable media generally may correspond to (1) tangible computer-readable storage media which is non-transitory or (2) a communication medium such as a signal or carrier wave. Data storage media may be any available media that can be accessed by one or more computers or one or more processors to retrieve instructions, code and/or data structures for implementation of the techniques described in this disclosure. A computer program product may include a computer-readable medium.

By way of example, and not limitation, such computer-readable storage media can comprise RAM, ROM, EEPROM, CD-ROM or other optical disk storage, magnetic disk storage, or other magnetic storage devices, flash memory, or any other medium that can be used to store desired program code in the form of instructions or data structures and that can be accessed by a computer. Also, any connection is properly termed a computer-readable medium. For example, if instructions are transmitted from a website, server, or other remote source using a coaxial cable, fiber optic cable, twisted pair, digital subscriber line (DSL), or wireless technologies such as infrared, radio, and microwave, then the coaxial cable, fiber optic cable, twisted pair, DSL, or wireless technologies such as infrared, radio, and microwave are included in the definition of medium. It should be understood, however, that computer-readable storage media and data storage media do not include connections, carrier waves, signals, or other transitory media, but are instead directed to non-transitory, tangible storage media. Disk and disc, as used herein, includes compact disc (CD), laser disc, optical disc, digital versatile disc (DVD), floppy disk and Blu-ray disc, where disks usually reproduce data magnetically, while discs reproduce data optically with lasers. Combinations of the above should also be included within the scope of computer-readable media.

Instructions may be executed by one or more processors, such as one or more DSPs, general purpose microprocessors, ASICs, FPGAs, or other equivalent integrated or discrete logic circuitry. Accordingly, the terms "processor" and "processing circuitry," as used herein may refer to any of the foregoing structures or any other structure suitable for implementation of the techniques described herein. In addition, in some aspects, the functionality described herein may be provided within dedicated hardware and/or software modules configured for encoding and decoding, or incorporated in a combined codec. Also, the techniques could be fully implemented in one or more circuits or logic elements.

The techniques of this disclosure may be implemented in a wide variety of devices or apparatuses, including a wireless handset, an integrated circuit (IC) or a set of ICs (e.g., a chip set). Various components, modules, or units are described in this disclosure to emphasize functional aspects of devices configured to perform the disclosed techniques, but do not necessarily require realization by different hardware units. Rather, as described above, various units may be combined in a codec hardware unit or provided by a collection of interoperative hardware units, including one or more processors as described above, in conjunction with suitable software and/or firmware.

Various examples have been described. These and other examples are within the scope of the following claims.

What is claimed is:

1. A method of decoding video data, the method comprising:

adaptively determining one or more of a maximum block size or a minimum block size for applying an inter-MTS (multiple transform set) mode, wherein adaptively determining the one or more of the maximum block size or the minimum block size for applying the inter-MTS mode comprises decoding one or more syntax elements at a sequence level indicating the one or more of the maximum block size or the minimum block size for applying the inter-MTS mode;

determining whether the inter-MTS mode is enabled for a block of video data based on a size of the block compared to one or more of the minimum block size or the maximum block size; and

decoding the block using the inter-MTS mode based on the inter-MTS mode being enabled, wherein decoding the block using the inter-MTS mode includes applying one or more transforms of a plurality of transforms to transform coefficients associated with the block of video data.

2. The method of claim 1, wherein adaptively determining the one or more of the maximum block size or the minimum block size for applying the inter-MTS mode further comprises:

determining the one or more of the maximum block size or the minimum block size for applying the inter-MTS mode based on one or more of spatio-temporal characteristics of a sequence of the video data or a resolution of the sequence of the video data.

3. The method of claim 1, wherein adaptively determining the one or more of the maximum block size or the minimum block size for applying the inter-MTS mode further comprises:

decoding one or more syntax elements at a picture level indicating the minimum block size or the maximum block size for applying the inter-MTS mode.

4. The method of claim 1, wherein adaptively determining the one or more of the maximum block size or the minimum block size for applying the inter-MTS mode further comprises:

decoding one or more syntax elements at a slice level indicating the minimum block size or the maximum block size for applying the inter-MTS mode.

5. The method of claim 1, wherein determining whether the inter-MTS mode is enabled for the block of video data further comprises:

determining whether the inter-MTS mode is enabled for the block of video data based on one or more of an aspect ratio of a picture that includes the block or an inter-prediction mode used to decode the block.

6. The method of claim 1, further comprising:

decoding one or more syntax elements that indicate a subset of transforms of the plurality of transforms to use for decoding the block using the inter-MTS mode.

7. The method of claim 1, wherein decoding the block using the inter-MTS mode based on the inter-MTS mode being enabled comprises:

determining transform coefficients associated with the block of video data;

decoding an MTS index that indicates one or more transforms of the plurality of transforms to use for the inter-MTS mode;

applying the one or more transforms to the transform coefficients to determine residual values associated with the block of video data; and

applying a prediction process to the residual values to determine a decoded block of the video data.

37

8. The method of claim 1, further comprising:
displaying a decoded picture that includes the block of video data.
9. An apparatus configured to decode video data, the apparatus comprising:
- a memory configured to store a block of video data; and
 - one or more processors implemented in circuitry and in communication with the memory, the one or more processors configured to:
- adaptively determine one or more of a maximum block size or a minimum block size for applying an inter-MTS (multiple transform set) mode, wherein to adaptively determine the one or more of the maximum block size or the minimum block size for applying the inter-MTS mode, the one or more processors are configured to decode one or more syntax elements at a sequence level indicating the one or more of the maximum block size or the minimum block size for applying the inter-MTS mode;
 - determine whether the inter-MTS mode is enabled for the block of video data based on a size of the block compared to one or more of the minimum block size or the maximum block size; and
 - decode the block using the inter-MTS mode based on the inter-MTS mode being enabled, wherein to decode the block using the inter-MTS mode, the one or more processors are configured to apply one or more transforms of a plurality of transforms to transform coefficients associated with the block of video data.
10. The apparatus of claim 9, wherein to adaptively determine the one or more of the maximum block size or the minimum block size for applying the inter-MTS mode, the one or more processors are further configured to:
- determine the one or more of the maximum block size or the minimum block size for applying the inter-MTS mode based on one or more of spatio-temporal characteristics of a sequence of the video data or a resolution of the sequence of the video data.
11. The apparatus of claim 9, wherein to adaptively determine the one or more of the maximum block size or the minimum block size for applying the inter-MTS mode, the one or more processors are further configured to:
- decode one or more syntax elements at a picture level indicating the minimum block size or the maximum block size for applying the inter-MTS mode.
12. The apparatus of claim 9, wherein to adaptively determine the one or more of the maximum block size or the minimum block size for applying the inter-MTS mode, the one or more processors are further configured to:
- decode one or more syntax elements at a slice level indicating the minimum block size or the maximum block size for applying the inter-MTS mode.
13. The apparatus of claim 9, wherein to determine whether the inter-MTS mode is enabled for the block of video data, the one or more processors are configured to:
- determine whether the inter-MTS mode is enabled for the block of video data based on one or more of an aspect ratio of a picture that includes the block or an inter-prediction mode used to decode the block.
14. The apparatus of claim 9, wherein the one or more processors are further configured to:
- decode one or more syntax elements that indicate a subset of transforms of the plurality of transforms to use for decoding the block using the inter-MTS mode.

38

15. The apparatus of claim 9, wherein to decode the block using the inter-MTS mode based on the inter-MTS mode being enabled, the one or more processors are configured to:
- determine transform coefficients associated with the block of video data;
 - decode an MTS index that indicates one or more transforms of the plurality of transforms to use for the inter-MTS mode;
 - apply the one or more transforms to the transform coefficients to determine residual values associated with the block of video data; and
 - apply a prediction process to the residual values to determine a decoded block of the video data.
16. The apparatus of claim 9, further comprising:
- a display configured to display a decoded picture that includes the block of video data.
17. A non-transitory computer-readable storage medium storing instructions that, when executed, cause one or more processors of a device configured to decode video data to:
- adaptively determine one or more of a maximum block size or a minimum block size for applying an inter-MTS (multiple transform set) mode, wherein to adaptively determine the one or more of the maximum block size or the minimum block size for applying the inter-MTS mode, the instructions further cause the one or more processors to decode one or more syntax elements at a sequence level indicating the one or more of the maximum block size or the minimum block size for applying the inter-MTS mode;
 - determine whether the inter-MTS mode is enabled for a block of video data based on a size of the block compared to one or more of the minimum block size or the maximum block size; and
 - decode the block using the inter-MTS mode based on the inter-MTS mode being enabled, wherein to decode the block using the inter-MTS mode, the one or more processors are configured to apply one or more transforms of a plurality of transforms to transform coefficients associated with the block of video data.
18. An apparatus configured to encode video data, the apparatus comprising:
- a memory configured to store a block of video data; and
 - one or more processors implemented in circuitry and in communication with the memory, the one or more processors configured to:
- adaptively determine one or more of a maximum block size or a minimum block size for applying an inter-MTS (multiple transform set) mode;
 - encode one or more syntax elements at a sequence level indicating one or more of the maximum block size or the minimum block size for applying the inter-MTS mode;
 - determine whether the inter-MTS mode is enabled for the block of video data based on a size of the block compared to one or more of the minimum block size or the maximum block size; and
 - encode the block using the inter-MTS mode based on the inter-MTS mode being enabled, wherein to encode the block using the inter-MTS mode, the one or more processors are configured to apply one or more transforms of a plurality of transforms to residual values associated with the block of video data.
19. The apparatus of claim 18, wherein to adaptively determine the one or more of the maximum block size or the minimum block size for applying the inter-MTS mode, the one or more processors are configured to:

39

determine the one or more of the maximum block size or the minimum block size for applying the inter-MTS mode based on one or more of spatio-temporal characteristics of a sequence of the video data or a resolution of the sequence of the video data.

20. The apparatus of claim 18, wherein the one or more processors are further configured to:

encode one or more syntax elements at a picture level indicating the minimum block size or the maximum block size for applying the inter-MTS mode.

21. The apparatus of claim 18, wherein the one or more processors are further configured to:

encode one or more syntax elements at a slice level indicating the minimum block size or the maximum block size for applying the inter-MTS mode.

22. The apparatus of claim 18, wherein to determine whether the inter-MTS mode is enabled for the block of video data, the one or more processors are configured to:

determine whether the inter-MTS mode is enabled for the block of video data based on one or more of an aspect ratio of a picture that includes the block or an inter-prediction mode used to encode the block.

23. The apparatus of claim 18, wherein the one or more processors are further configured to:

40

encode one or more syntax elements that indicate a subset of transforms of the plurality of transforms to use for decoding the block using the inter-MTS mode.

24. The apparatus of claim 18, wherein to encode the block using the inter-MTS mode based on the inter-MTS mode being enabled, the one or more processors are configured to:

apply a prediction process to the block of video data to determine residual values associated with the block of video data;

determine one or more transforms of the plurality of transforms to use for the inter-MTS mode;

encode an MTS index that indicates the one or more transforms of the plurality of transforms to use for the inter-MTS mode;

apply the one or more transforms to the residual values to determine transform coefficients associated with the block of video data; and

encode the transform coefficients.

25. The apparatus of claim 18, further comprising: a camera configured to capture a picture that includes the block of video data.

* * * * *