

US Patent & Trademark Office

Patent Public Search | Text View

United States Patent	12400397
Kind Code	B2
Date of Patent	August 26, 2025
Inventor(s)	Kim; Hak Min

Method for coordinating location in three-dimensional space by using solid figure

Abstract

Proposed is a method for representing a location in a three-dimensional space as a coordinate by using a solid figure. The method includes: partitioning a solid base block into a plurality of blocks, the solid base block indicating the three-dimensional space predetermined; allocating a block value to each of the blocks resulting from partitioning; and repeating a block partitioning process and a block value allocation process for each of the blocks resulting from partitioning, wherein on the basis of the block values of the blocks that have been obtained, a particular location in the three-dimensional space is represented as a coordinate and identified.

Inventors:	Kim; Hak Min (Uijeongbu-si, KR)
Applicant:	Kim; Hak Min (Uijeongbu-si, KR)
Family ID:	1000008778131
Appl. No.:	18/032209
Filed (or PCT Filed):	September 15, 2021
PCT No.:	PCT/KR2021/012536
PCT Pub. No.:	WO2022/060064
PCT Pub. Date:	March 24, 2022

Prior Publication Data

Document Identifier	Publication Date
US 20230394752 A1	Dec. 07, 2023

Foreign Application Priority Data

KR	10-2020-0118472	Sep. 15, 2020
----	-----------------	---------------

Publication Classification

Int. Cl.: G06T17/00 (20060101); G06T7/11 (20170101)

U.S. Cl.:

CPC G06T17/00 (20130101); G06T7/11 (20170101);

Field of Classification Search

CPC: G06T (17/00); G06T (7/11); G06T (17/005); G06T (7/70); G06T (7/30)

References Cited

U.S. PATENT DOCUMENTS

Patent No.	Issued Date	Patentee Name	U.S. Cl.	CPC
9754405	12/2016	Young	N/A	G06T 17/005
2015/0154282	12/2014	Watanabe	707/743	G06F 16/2264
2018/0240264	12/2017	Ito	N/A	G06T 17/00

FOREIGN PATENT DOCUMENTS

Patent No.	Application Date	Country	CPC
2018-136642	12/2017	JP	N/A
2020-052978	12/2019	JP	N/A
10-2117592	12/2019	KR	N/A
10-2125538	12/2019	KR	N/A
10-2152879	12/2019	KR	N/A

Primary Examiner: Brier; Jeffery A

Attorney, Agent or Firm: KORUS Patent, LLC

Background/Summary

TECHNICAL FIELD

(1) The present disclosure relates to a technology for identifying a location in a three-dimensional space.

BACKGROUND ART

(2) Korean Patent Application Publication No. 10-2019-0131320 discloses a method for calculating spatial coordinates of a region of interest. This method collects only coordinate information on regions of interest included in images that are respectively obtained by a plurality of image modules, thereby preventing a privacy invasion problem due to hacking.

DISCLOSURE

Technical Problem

(3) The present disclosure is directed to providing a new method for easily representing a particular location in a three-dimensional space as a coordinate and identifying the particular location.

Technical Solution

(4) According to an aspect, there is provided a method for representing a location in a three-

dimensional space as a coordinate by using a solid figure, the method including: partitioning a solid base block into a plurality of blocks, the solid base block indicating the three-dimensional space predetermined; allocating a block value to each of the blocks resulting from partitioning; and repeating a block partitioning process and a block value allocation process for each of the blocks resulting from partitioning, wherein on the basis of the block values of the blocks that have been obtained, a particular location in the three-dimensional space is represented as a coordinate and identified.

(5) The method for representing the location in the three-dimensional space as a coordinate may further includes: generating an expansion block by expanding the base block in an expansion block generation step; partitioning the expansion block into a plurality of blocks in an expansion block partitioning step; allocating a block value to each of the blocks resulting from partitioning in the expansion block partitioning step; and repeating the block partitioning process and the block value allocation process for each of the blocks resulting from partitioning in the expansion block partitioning step, wherein on the basis of the block values of the blocks that have been obtained, a particular location outside the three-dimensional space is represented as a coordinate and identified.

Advantageous Effects

(6) According to the present disclosure, a particular location in a three-dimensional space can be easily and accurately represented as a coordinate and identified by using a solid figure. The present disclosure can be applied to and utilized in various fields, for example, to turn smart factories or smart cities into data in a three-dimensional space platform and represent all locations in the space as coordinates for management. In addition, when the present disclosure is applied to autonomous driving technology, accurate location information where an autonomous driving vehicle (for example, a drone) should move in a predetermined three-dimensional space can be provided. In addition, when the present disclosure is used for 3D printing or precision device manufacturing, a very detailed location can be accurately displayed and provided. Furthermore, the present disclosure can be applied to and utilized in various fields that require location identification in a three-dimensional space.

Description

DESCRIPTION OF DRAWINGS

(1) FIG. 1 is a flowchart illustrating a method for representing a location in a three-dimensional space as a coordinate by using a solid figure according to an embodiment.

(2) FIG. 2 is a diagram illustrating an example of a solid base block.

(3) FIGS. 3 to 5 are reference diagrams for illustrating cube partitioning and allocation of spatial values.

(4) FIG. 6 is a flowchart illustrating a method for representing a location in a three-dimensional space as a coordinate by using a solid figure according to another embodiment.

(5) FIG. 7 is a block diagram illustrating a computing device according to an embodiment.

BEST MODE

(6) The aforementioned and additional aspects of the present disclosure will become more apparent through exemplary embodiments described with reference to the accompanying drawings.

Hereinafter, the present disclosure will be described in detail with reference to the embodiments, so that those skilled in the art can easily understand and reproduce the embodiments.

(7) FIG. 1 is a flowchart illustrating a method for representing a location in a three-dimensional space as a coordinate by using a solid figure according to an embodiment. First, the method according to FIG. 1 may be executed by at least one computing device, specifically, at least one processor belonging to the at least one computing device. In addition, the computing device executing the method for representing a location in a three-dimensional space as a coordinate may

be a user terminal, such as a desktop computer, a laptop computer, or a smart pad, which is used by a user in person, or may be configured in a server system linked to a user terminal to provide a user with a service for representing a location in a three-dimensional space as a coordinate.

(8) The processor partitions a solid base block indicating a predetermined three-dimensional space into a plurality of blocks in step **S100**. In an embodiment, the solid base block is a cube corresponding to the predetermined three-dimensional space, as shown in FIG. 2. The solid base block is given a basic block value, and the value may be '1'. In step **S100**, the processor partitions the cube into a plurality of equal parts, for example, eight equal parts as shown in FIG. 3. Next, the processor allocates a block value to each of the blocks resulting from partitioning in step **S110**. As shown in FIG. 4, the processor may give different block values from 1 to 8 to the eight blocks obtained by partitioning the solid base block into the eight equal parts. For reference, in the example of FIG. 4, odd numbers, 1, 3, and 7, are given to the upper blocks, and even numbers, 2, 4, 6, and 8, are given to the lower blocks.

(9) Next, the processor repeats a block partitioning process and a block value allocation process for each of the blocks resulting from partitioning, in step **S120**. FIG. 5 shows that among blocks 1 to 8 resulting from partitioning block 1 that is a base block, block 1 is partitioned into eight equal parts and block values of 1 to 8 are allocated. In addition, step **S120** is repeatedly performed until the size of blocks resulting from partitioning reaches a preset minimum block size. The minimum block size may be 1 cm², 1 mm², 1 μm², or the like, and a setting value may be changed by the user.

(10) Lastly, the processor represents, on the basis of the block values given to the blocks as described above, a location within the three-dimensional space as a coordinate and provides information in step **S130**. For example, in FIG. 5, the hatched block is given a coordinate value of '113', following the path of base block 1.fwdarw.sub block 1.fwdarw.sub block 3. Accordingly, by using a solid base block indicating a predetermined three-dimensional space, a location within the three-dimensional space is represented as a coordinate and location identification is achieved.

(11) In the meantime, it is possible to represent a particular location as a coordinate and identify the particular location even in an external space outside a predetermined three-dimensional space. First, as shown in FIG. 6, the processor expands a base block by a predetermined multiplier (for example, eight) and partitions the expanded block into a plurality of blocks in steps **S200** and **S210**. In step **S210**, the processor may perform partitioning into eight equal parts, which is equal to the multiplier for expansion. Next, the processor allocates a block value to each of the blocks resulting from partitioning in step **S220**. This is conceptually virtually the same as FIG. 4. Furthermore, FIG. 4 shows that the base block is expanded eight times and a block value is allocated to each of the blocks resulting from partitioning in step **S210**. Afterward, the processor repeats a block partitioning process and a block value allocation process for each block newly obtained through expansion and partitioning in step **S230**. Step **S230** is also repeated until the size of a block reaches a preset minimum block size.

(12) Lastly, the processor represents, on the basis of the block values given to the blocks obtained through expansion and partitioning, a three-dimensional location as a coordinate and provides information in step **S240**. For example, in FIG. 5, when the base block is an expansion block resulting from expansion, the hatched block is given a coordinate value of '1.13', following the path of base block 1.fwdarw.expansion block 1.fwdarw.sub block 3. Herein, the dot symbol represents expansion and may be replaced with another particular symbol. Accordingly, by using a solid base block indicating a predetermined three-dimensional space, a location in the three-dimensional space as well as the external space is represented as a coordinate and location identification is achieved.

(13) In the meantime, the above description with reference to FIGS. 2 and 6 may be performed together. That is, when a solid base block indicating a predetermined three-dimensional space is input, the processor may perform the processing according to FIG. 2 on the solid base block as well

as the processing according to FIG. 6. Alternatively, the processor may perform the processing shown in FIG. 2 by default, while may perform the processing shown in FIG. 6 only when there is a user command. In addition, the multiplier for expansion may be set and changed by a user.

(14) FIG. 7 is a block diagram illustrating a computing device according to an embodiment. The above-described methods may be performed by at least one computing device constituting an embodied learning assistance system, specifically, by at least one processor belonging to the at least one computing device. As shown in FIG. 7, the computing device may include a processor **100**, a memory **200**, a storage **300**, an input/output interface **400**, and a communication interface **500**. The processor **100** may include a central processing unit (CPU), a graphics processing unit (GPU), or a micro processor equipped with at least one processing core similar thereto. In the memory **200**, data, meta data, and a program for execution by the processor **100** may be stored. The memory **200** may include at least one volatile memory and at least one non-volatile memory, and may be internal or distributed memory. The storage **300** is a storage medium for storing data and instructions, and may include a non-transitory storage. The storage **300** may include at least some of a hard disk drive, flash memory, an optical disk, a magneto-optical disk, and a universal serial bus (USB) drive.

(15) The input/output interface **400** may include at least one input and/or output device that enables a user to provide input, receive output, and exchange data with other computing devices. The input/output interface **400** may be a mouse, a keypad or keyboard, a camera, an optical scanner, a network interface, a modem, or other known I/O devices, or may include a combination thereof. The input/output interface **400** may include at least some of a graphics engine, a display, at least one output driver (for example, a display driver), at least one audio speaker, and at least one audio driver. The communication interface **500** may provide at least one interface for network communication (for example, packet-based communication) between the computing device and at least one another computing device. For example, the communication interface **500** may include a network interface controller (NIC) or a network adaptor for communication over Ethernet or other wired networks, or may include a wireless NIC or a wireless adaptor for communication over a wireless network, such as Wi-Fi.

(16) In the meantime, a bus may include hardware, software, or both for connecting the components of the computing device to each other. For example, the bus may include Accelerated Graphics Port (AGP) or other graphics buses, an Enhanced Industry Standard Architecture (EISA) bus, a front-side bus (FSB), a hypertransport (HT) interconnect, an Industry Standard Architecture (ISA) bus, an INFINIBAND interconnect, a low-pin-count (LPC) bus, a memory bus, a Micro Channel Architecture (MAC) bus, a Peripheral Component Interconnect (PCI) bus, a PCI-Express (PCIe) bus, a serial technology attachment (SATA) bus, a Video Electronics Standards Association Local (VESA Local, VL) bus, other suitable buses, or a combination thereto. The above components of FIG. 7 are exemplary, so the computing device may include only some of the components shown in FIG. 7, and may also include other components not shown.

(17) In the meantime, the above-described method for representing a location in a three-dimensional space as a coordinate by using a solid figure may be written as a computer program. The codes and/or code segments that make up such a program can be easily inferred by a computer programmer in the art. In addition, such a program may be stored in a computer-readable recording medium and read and executed by a PC, thereby realizing the method for representing a location in a three-dimensional space as a coordinate. Such a recording medium may be a magnetic recording medium, an optical recording medium, or the like.

(18) The exemplary embodiments of the present disclosure have been particularly described. It will be understood by those skilled in the art that various changes in form are possible without departing from the essential features of the disclosure. Thus, the exemplary embodiments should be considered in a descriptive sense only and not for purposes of limitation. Therefore, the scope of the disclosure is defined not by the detailed description of the disclosure but by the following

claims, and all differences within the scope will be construed as being included in the exemplary embodiments.

Claims

1. A method for representing a location in a three-dimensional space as a coordinate by using a solid figure, the method being executed by a specialized computing system comprising a processor, a memory, a storage, an input/output interface, and a communication interface and the method comprising: partitioning, by the processor, a solid base block into a plurality of blocks, the solid base block indicating the three-dimensional space predetermined; allocating, by the processor, a block value to each of the blocks resulting from partitioning; and repeating, by the processor, a block partitioning process and a block value allocation process for each of the blocks resulting from partitioning, generating, by the processor, an expansion block by expanding the base block in an expansion block generation step; partitioning, by the processor, the expansion block into a plurality of blocks in an expansion block partitioning step; allocating, by the processor, a block value to each of the blocks resulting from partitioning in the expansion block partitioning step; repeating, by the processor, the block partitioning process and the block value allocation process for each of the blocks resulting from partitioning in the expansion block partitioning step; and representing, by the processor, on the basis of the block values of the blocks that have been obtained, a particular location in or outside the three-dimensional space as a coordinate and identifying the location, wherein the computing system is specifically configured to perform real-time spatial coordinate mapping for autonomous navigation, 3D printing, or smart city infrastructure management, and wherein the method provides an improvement over conventional spatial mapping techniques by dynamically adjusting block partitioning based on real-time input data from spatial sensors, and generating location coordinates in real-time, thereby enabling enhanced precision and efficiency in three-dimensional spatial representation and control.
 2. The method of claim 1, wherein the solid base block is a cube.
 3. The method of claim 1, wherein the block partitioning process is repeated until a size of the blocks resulting from partitioning reaches a predetermined minimum block size.
 4. A non-transitory computer-readable recording medium having a program recorded thereon, the program enabling a method of claim 1 to be executed by a computer.
 5. A non-transitory computer-readable recording medium having a program recorded thereon, the program enabling a method of claim 2 to be executed by a computer.
 6. A non-transitory computer-readable recording medium having a program recorded thereon, the program enabling a method of claim 3 to be executed by a computer.
-