

US Patent & Trademark Office

Patent Public Search | Text View

United States Patent	12400951
Kind Code	B2
Date of Patent	August 26, 2025
Inventor(s)	Lo; Yi-Jen

Semiconductor device and method of manufacturing the same

Abstract

The present disclosure provides a method of manufacturing a semiconductor device. The method includes: forming a first via and a second via on a semiconductor structure, wherein the semiconductor structure includes a first dielectric layer, a first barrier layer, a first metal, a second barrier layer, a second dielectric layer, a substrate, and a second metal; forming a third dielectric layer on the substrate and a bottom and the inner sidewalls of the first via and the second via; punching through the third dielectric layer on the bottom of the first via and the second via; forming a third barrier layer on the substrate and in the first via and the second via; removing oxides formed from the first metal and the second metal; forming a fourth barrier layer; and forming a conductive material in the first via and the second via.

Inventors:	Lo; Yi-Jen (New Taipei, TW)
Applicant:	NANYA TECHNOLOGY CORPORATION (New Taipei, TW)
Family ID:	1000008778033
Assignee:	NANYA TECHNOLOGY CORPORATION (New Taipei, TW)
Appl. No.:	17/817996
Filed:	August 07, 2022

Prior Publication Data

Document Identifier	Publication Date
US 20240047340 A1	Feb. 08, 2024

Publication Classification

Int. Cl.: H01L21/768 (20060101); H01L23/48 (20060101); H01L23/522 (20060101);
H01L23/532 (20060101)

U.S. Cl.:

CPC **H01L23/5226** (20130101); **H01L21/76814** (20130101); **H01L21/76843** (20130101);
H01L21/76877 (20130101); **H01L21/76898** (20130101); **H01L23/481** (20130101);
H01L23/53238 (20130101);

Field of Classification Search

CPC: H01L (23/5226); H01L (21/76814); H01L (21/76843); H01L (21/76877); H01L
(21/76898); H01L (23/481); H01L (23/53238); H01L (21/76844)

References Cited

U.S. PATENT DOCUMENTS

Patent No.	Issued Date	Patentee Name	U.S. Cl.	CPC
9764153	12/2016	Tsai	N/A	A61N 1/3987

OTHER PUBLICATIONS

Stefaan Van Huylenbroeck et al., “A Highly Reliable 1x5um via-last TSV Module”, Electronic ISSN: 2380-6338, INSPEC Accession No. 18026308, DOI: 10.1109/IITC.2018.8430389, Aug. 16, 2018. cited by applicant

Primary Examiner: Gebremariam; Samuel A

Attorney, Agent or Firm: CKC & Partners Co., LLC

Background/Summary

BACKGROUND

Field of Invention

(1) The present invention relates to a semiconductor device and a method of manufacturing the same.

Description of Related Art

(2) In a conventional art of forming a semiconductor device, vias are usually produced in a dual through silicon via (TSV) process. For example, the conventional method of fabricating in a dual TSV scheme is to etch a dielectric layer to form vias. The vias are covered with barriers and filled with copper (Cu). In the semiconductor industry, Copper drift in a semiconductor device is an issue for current leakage or reliability concerns. It may lead to the re-sputtering of the copper onto the TSV liner oxide. If the re-sputtered copper is not protected against diffusion from the tantalum (Ta) barrier layer, a negative impact regarding the degradation of the TSV liner breakdown voltage due to this metal contamination may occur. This is likely to cause resistance variations in subsequent related processes, thereby reducing the performance of the entire semiconductor device. Therefore, a semiconductor device and method of manufacturing the same that can solve the aforementioned problems are of necessary need in the art.

SUMMARY

(3) According to one embodiment of the present invention, a method of manufacturing a semiconductor device includes: forming a first via and a second via on a semiconductor structure,

in which the semiconductor structure includes a first dielectric layer, a first barrier layer on the first dielectric layer, a first metal on the first barrier layer, a second barrier layer on the first metal, a second dielectric layer on the second barrier layer, a substrate on the second dielectric layer, and a second metal in the second dielectric layer, in which the first via runs through the second dielectric layer and the substrate, and the second via at least runs through the substrate and is directly above the second metal; forming a third dielectric layer on the substrate and a bottom and inner sidewalls of the first via and the second via; punching through the third dielectric layer on the bottom of the first via and the second via to expose the first metal and the second metal; forming a third barrier layer on the substrate and the bottom and the inner sidewalls of the first via and the second via; removing oxides formed from the exposed first metal and the exposed second metal and forming a re-sputtered first metal and a re-sputtered second metal at least on lower portions of the inner sidewalls of the first via and the second via respectively, so that the re-sputtered first metal and the re-sputtered second metal are separated from the third dielectric layer by the third barrier layer; forming a fourth barrier layer on the substrate and the bottom and the inner sidewalls of the first via and the second via; and forming a conductive material in the first via and the second via.

(4) In another embodiment of the present invention, forming the conductive material in the first via and the second via further includes: filling the conductive material in the first via and the second via; and removing a portion of the fourth barrier layer on the third dielectric layer and a portion of the conductive material.

(5) In one or more embodiments of the present invention, forming the third dielectric layer on the substrate and the bottom and the inner sidewalls of the first via and the second via is performed by a blanket deposition process.

(6) In one or more embodiments of the present invention, forming the third barrier layer on the substrate and the bottom and the inner sidewalls of the first via and the second via is performed by a blanket deposition process.

(7) In one or more embodiments of the present invention, removing the oxides formed from the exposed first metal and the second metal further includes: removing a portion of the third barrier layer on the bottom of the first via and a portion of the third barrier layer on the third dielectric layer.

(8) In one or more embodiments of the present invention, removing the oxides formed from the exposed first metal and the second metal is performed by an in-situ argon plasma sputter cleaning process.

(9) In one or more embodiments of the present invention, the re-sputtered first metal is formed from the first metal, and the re-sputtered second metal is formed from the second metal.

(10) In one or more embodiments of the present invention, forming the fourth barrier layer on the substrate and the bottom and the inner sidewalls of the first via and the second via is performed by a blanket deposition process.

(11) In one or more embodiments of the present invention, forming the third barrier layer on the substrate and the bottom and the inner sidewalls of the first via and the second via is performed after forming the third dielectric layer on the substrate and the bottom and the inner sidewalls of the first via and the second via.

(12) In one or more embodiments of the present invention, forming the fourth barrier layer on the substrate and the bottom and the inner sidewalls of the first via and the second via is performed after forming the third barrier layer on the substrate and the bottom and the inner sidewalls of the first via and the second via.

(13) In one or more embodiments of the present invention, forming the fourth barrier layer on the substrate and the bottom and the inner sidewalls of the first via and the second via further comprises: forming a seed layer on the substrate and the bottom and the inner sidewalls of the first via and the second via.

(14) In one or more embodiments of the present invention, forming the seed layer on the substrate

and the bottom and the inner sidewalls of the first via and the second via is performed before forming the conductive material in the first via and the second via.

(15) In yet another embodiment of the present invention, a semiconductor device includes a first dielectric layer; a first barrier layer, a first metal, a second barrier layer, a second dielectric layer, a second metal, a substrate, a third dielectric layer, a first via, a second via, a third barrier layer, a re-sputtered first metal and a re-sputtered second metal, a fourth barrier layer, and a conductive layer. The first barrier layer is located on the first dielectric layer. The first metal is located on the first barrier layer. The second barrier layer is located on the first metal. The second dielectric layer is located on the second barrier layer. The second metal is located over the first metal. The second metal is disposed in the second dielectric layer. The substrate is located on the second dielectric layer. The first via runs through the substrate and the second dielectric layer to connect to the first metal. The second via at least runs through the substrate to connect to the second metal. The third dielectric layer is located on the substrate and inner sidewalls of the first via and the second via. The third barrier layer is located on the third dielectric layer and the inner sidewalls of the first via and the second via. The re-sputtered first metal and the re-sputtered second metal is at least located on lower portions of the inner sidewalls of the first via and the second via, respectively. The re-sputtered first metal and the re-sputtered second metal are separated from the third dielectric layer by the third barrier layer. The fourth barrier layer is located on the third barrier layer and on a bottom and the inner sidewalls of the first via and the second via. The fourth barrier layer covers the re-sputtered first metal and the re-sputtered second metal. The conductive material is filled in the first via and the second via.

(16) In one or more embodiments of the present invention, the re-sputtered first metal and the re-sputtered second metal formed from the first metal and the second metal, respectively.

(17) In one or more embodiments of the present invention, the re-sputtered first metal and the re-sputtered second metal are sandwiched between the third barrier layer and the fourth barrier layer.

(18) In one or more embodiments of the present invention, a material of the first dielectric layer, a material of the second dielectric layer, and a material of the third dielectric layer are identical.

(19) In one or more embodiments of the present invention, a material of the first barrier layer and a material of the second barrier layer are identical.

(20) In one or more embodiments of the present invention, a material of the third barrier layer and a material of the fourth barrier layer are identical.

(21) In one or more embodiments of the present invention, a material of the conductive material and a material of the first metal are identical.

(22) In one or more embodiments of the present invention, the conductive material is leveled with the third dielectric layer.

(23) In summary, in the semiconductor device and the method of manufacturing the same of present invention, since the steps of forming the third barrier layer and the fourth barrier layer are performed, the re-sputtered first metal and the re-sputtered second metal can be separated from the dielectric layers (e.g. the third dielectric layer), thereby reducing the probability of leakage, and improving its electrical performance.

(24) It is to be understood that both the foregoing general description and the following detailed description are by examples, and are intended to provide further explanation of the invention as claimed.

Description

BRIEF DESCRIPTION OF THE DRAWINGS

(1) The invention can be more fully understood by reading the following detailed description of the embodiment, with reference made to the accompanying drawings as follows:

- (2) FIG. 1 is a flow chart of a method of manufacturing a semiconductor device in accordance with an embodiment of present invention;
- (3) FIG. 2 is a flow chart of the method of manufacturing a semiconductor device continued from FIG. 1 in accordance with an embodiment of present invention;
- (4) FIG. 3 is a cross-sectional view of an intermediate stage of manufacturing a semiconductor device in accordance with an embodiment of present invention;
- (5) FIG. 4 is a cross-sectional view of an intermediate stage of manufacturing the semiconductor device in accordance with an embodiment of present invention;
- (6) FIG. 5 is a cross-sectional view of an intermediate stage of manufacturing the semiconductor device in accordance with an embodiment of present invention;
- (7) FIG. 6 is a cross-sectional view of an intermediate stage of manufacturing the semiconductor device in accordance with an embodiment of present invention;
- (8) FIG. 7 is a cross-sectional view of an intermediate stage of manufacturing the semiconductor device in accordance with an embodiment of present invention;
- (9) FIG. 8 is a cross-sectional view of an intermediate stage of manufacturing the semiconductor device in accordance with an embodiment of present invention;
- (10) FIG. 9 is a cross-sectional view of an intermediate stage of manufacturing the semiconductor device in accordance with an embodiment of present invention; and
- (11) FIG. 10 is a cross-sectional view of an intermediate stage of manufacturing the semiconductor device in accordance with an embodiment of present invention.

DETAILED DESCRIPTION

(12) Reference will now be made in detail to the present embodiments of the invention, examples of which are illustrated in the accompanying drawings. Wherever possible, the same reference numbers are used in the drawings and the description to refer to the same or like parts.

(13) Reference is made to FIG. 1 and FIG. 2. FIG. 1 and FIG. 2 are flow charts of a method M of manufacturing a semiconductor device **100** as shown in FIG. 10 in accordance with an embodiment of present invention. The method M shown in FIG. 1 and FIG. 2 includes a step S101, a step S102, a step S103, a step S104, a step S105, a step S106, and a step S107. Please refer to FIG. 1 and FIG. 3 for better understanding the step S101. Please refer to FIG. 1 and FIG. 4 for better understanding the step S102. Please refer to FIG. 1 and FIG. 5 for better understanding the step S103. Please refer to FIG. 2, FIG. 6, and FIG. 7 for better understanding the step S104. Please refer to FIG. 2 and FIG. 8 for better understanding the step S105. Please refer to FIG. 2 and FIG. 9 for better understanding the step S106. Please refer to FIG. 2 and FIG. 10 for better understanding the step S107.

(14) Step S101, step S102, step S103, step S104, step S105, step S106, and step S107 are described in detail below.

(15) In step S101, a first via V1 and a second via V2 are formed on a semiconductor structure.

(16) Reference is made to FIG. 1 and FIG. 3. FIG. 3 is a cross-sectional view of an intermediate stage of manufacturing a semiconductor device **100** in accordance with an embodiment of present invention. As shown in FIG. 3, a semiconductor structure is provided. The semiconductor structure includes a first dielectric layer **110**, a first barrier layer **120**, a first metal **130**, a second barrier layer **140**, a second dielectric layer **150**, a substrate **160**, a second metal **170**, a first via V1, and a second via V2. The first barrier layer **120** is located on the first dielectric layer **110**. The first metal **130** is located on the first barrier layer **120**. The second barrier layer **140** is located on the first metal **130**. The second dielectric layer **150** is located on the second barrier layer **140**. The substrate **160** is located on the second dielectric layer **150**. The second metal **170** is located over the first metal **130**. The second metal **170** is disposed in the second dielectric layer **150**. In some embodiments, as shown in FIG. 3, a top surface of the second metal **170** is leveled with a top surface of the second dielectric layer **150**, but the present invention is not limited thereto. The first via V1 is formed running through the second dielectric layer **150** and the substrate **160** to connect to the first metal

130. The second via V2 is formed by running through the substrate **160** to connect to the second metal **170**. In some embodiments, as shown in FIG. 3, the second via V2 is directly above the second metal **170**.

(17) In some embodiments, the first dielectric layer **110** may include a material, such as silicon oxide (Si.sub.xO.sub.y), titanium oxide (Ti.sub.xO.sub.y), or the like. However, any suitable material may be utilized.

(18) In some embodiments, the first dielectric layer **110** may be formed by any suitable method, for example, CVD (chemical vapor deposition), PECVD (plasma-enhanced chemical vapor deposition), PVD (physical vapor deposition), ALD (atomic layer deposition), PEALD (plasma-enhanced atomic layer deposition), ECP (electrochemical plating), electroless plating, or the like. The present invention is not intended to limit the methods of forming the first dielectric layer **110**.

(19) In some embodiments, the first barrier layer **120** may include a material, such as silicon nitride (Si.sub.xN.sub.y), silicon carbon nitride (SiCN), or the like. However, any suitable material may be utilized.

(20) In some embodiments, the first barrier layer **120** may be formed by any suitable method, for example, CVD (chemical vapor deposition), PECVD (plasma-enhanced chemical vapor deposition), PVD (physical vapor deposition), ALD (atomic layer deposition), PEALD (plasma-enhanced atomic layer deposition), ECP (electrochemical plating), electroless plating, or the like. The present invention is not intended to limit the methods of forming the first barrier layer **120**.

(21) In some embodiments, the first metal **130** may include a material, such as copper (Cu), or the like. However, any suitable material may be utilized.

(22) In some embodiments, the first metal **130** may be formed by any suitable method, for example, CVD (chemical vapor deposition), PECVD (plasma-enhanced chemical vapor deposition), PVD (physical vapor deposition), ALD (atomic layer deposition), PEALD (plasma-enhanced atomic layer deposition), ECP (electrochemical plating), electroless plating, or the like. The present invention is not intended to limit the methods of forming the first metal **130**.

(23) In some embodiments, the second barrier layer **140** may include a material, such as silicon nitride (Si.sub.xN.sub.y), silicon carbon nitride (SiCN), or the like. However, any suitable material may be utilized.

(24) In some embodiments, a material of the first barrier layer **120** and a material of the second barrier layer **140** are identical, but the present invention is not limited thereto.

(25) In some embodiments, the second barrier layer **140** may be formed by any suitable method, for example, CVD (chemical vapor deposition), PECVD (plasma-enhanced chemical vapor deposition), PVD (physical vapor deposition), ALD (atomic layer deposition), PEALD (plasma-enhanced atomic layer deposition), ECP (electrochemical plating), electroless plating, or the like. The present invention is not intended to limit the methods of forming the second barrier layer **140**.

(26) In some embodiments, the second dielectric layer **150** may include a material, such as silicon oxide (Si.sub.xO.sub.y), titanium oxide (Ti.sub.xO.sub.y), or the like. However, any suitable material may be utilized.

(27) In some embodiments, the second dielectric layer **150** may be formed by any suitable method, for example, CVD (chemical vapor deposition), PECVD (plasma-enhanced chemical vapor deposition), PVD (physical vapor deposition), ALD (atomic layer deposition), PEALD (plasma-enhanced atomic layer deposition), ECP (electrochemical plating), electroless plating, or the like. The present invention is not intended to limit the methods of forming the second dielectric layer **150**.

(28) In some embodiments, the substrate **160** may include a material, such as silicon-based material (for example, monocrystalline silicon, amorphous silicon, or polysilicon), or the like. However, any suitable material may be utilized.

(29) In some embodiments, the substrate **160** may be formed by any suitable method, for example, CVD (chemical vapor deposition), PECVD (plasma-enhanced chemical vapor deposition), PVD

(physical vapor deposition), ALD (atomic layer deposition), PEALD (plasma-enhanced atomic layer deposition), ECP (electrochemical plating), electroless plating, or the like. The present invention is not intended to limit the methods of forming the substrate **160**.

(30) In some embodiments, the second metal **170** may include a material, such as aluminum (Al), or the like. However, any suitable material may be utilized.

(31) In some embodiments, the second metal **170** may be formed by any suitable method, for example, CVD (chemical vapor deposition), PECVD (plasma-enhanced chemical vapor deposition), PVD (physical vapor deposition), ALD (atomic layer deposition), PEALD (plasma-enhanced atomic layer deposition), ECP (electrochemical plating), electroless plating, or the like. The present invention is not intended to limit the methods of forming the second metal **170**.

(32) In some embodiments, the first via **V1** and the second via **V2** may be formed by any suitable method, for example, wet etching, dry etching, or the like. The present invention is not intended to limit the methods of forming the first via **V1** and the second via **V2**.

(33) In step **S102**, a third dielectric layer **180** is formed on the substrate **160** and a bottom and the inner sidewalls of the first via **V1** and the second via **V2**.

(34) Reference is made to FIG. 1 and FIG. 4. FIG. 4 is a cross-sectional view of an intermediate stage of manufacturing a semiconductor device **100** in accordance with an embodiment of the present invention. As shown in FIG. 4, the third dielectric layer **180** is formed in step **S102**. Specifically, the third dielectric layer **180** is at least deposited on the inner sidewalls of the first via **V1** and the second via **V2** of the semiconductor structure. This ensures that the inner sidewalls of the first via **V1** and the second via **V2** are lined with the third dielectric layer **180** during the forming of step **S102**.

(35) In some embodiments, the third dielectric layer **180** may include a material, such as silicon oxide (Si.sub.xO.sub.y), titanium oxide (Ti.sub.xO.sub.y), or the like. However, any suitable material may be utilized.

(36) In some embodiments, a material of the first dielectric layer **110**, a material of the second dielectric layer **150**, and a material of the third dielectric layer **180** are identical, but the present invention is not limited thereto.

(37) In some embodiments, the third dielectric layer **180** may be deposited by a blanket depositing process. The present invention is not intended to limit the methods of depositing the third dielectric layer **180**.

(38) In some embodiments, the third dielectric layer **180** may be formed by any suitable method, for example, CVD (chemical vapor deposition), PECVD (plasma-enhanced chemical vapor deposition), PVD (physical vapor deposition), ALD (atomic layer deposition), PEALD (plasma-enhanced atomic layer deposition), ECP (electrochemical plating), electroless plating, or the like. The present invention is not intended to limit the methods of forming the third dielectric layer **180**.

(39) In step **S103**, the third dielectric layer **180** is punched through on the bottom of the first via **V1** and the second via **V2** to expose the first metal **130** and the second metal **170**.

(40) Reference is made to FIG. 1 and FIG. 5. FIG. 5 is a cross-sectional view of an intermediate stage of manufacturing a semiconductor device **100** in accordance with an embodiment of present invention. As shown in FIG. 5, portions of the third dielectric layer **180** on the bottom of the first via **V1** and the second via **V2** is removed by punching, so that the first metal **130** and the second metal **170** are exposed. In some embodiments, a portion of the second barrier layer **140** on the bottom of the first via **V1** is also removed by punching during performing step **S103**, so that the first metal **130** are exposed.

(41) In some embodiments, the first metal **130** and the second metal **170** may be exposed by punching through the third dielectric layer **180** by any suitable method, for example, wet etching, dry etching, or the like. The present invention is not intended to limit the methods of exposing the first metal **130** and the second metal **170**.

(42) Reference is made to FIG. 6. FIG. 6 is a cross-sectional view of an intermediate stage of

manufacturing a semiconductor device **100** in accordance with an embodiment of the present invention. In some embodiments, a first oxide OX1 and a second oxide OX2 may be formed from the first metal **130** and the second metal **170**, respectively. In some embodiments, the first oxide OX1 and the second oxide OX2 may be formed on a top surface of the first metal **130** and a top surface of the second metal **170** respectively due to air exposure. In some embodiments, the first oxide OX1 may include a material, such as copper oxide (Cu.sub.xO.sub.y). In some embodiments, the second oxide OX2 may include a material, such as aluminum oxide (Al.sub.xO.sub.y).

(43) In step S104, a third barrier layer **190** is formed on the substrate **160** and the bottom and the inner sidewalls of the first via V1 and the second via V2.

(44) Reference is made to FIG. 2 and FIG. 7. FIG. 7 is a cross-sectional view of an intermediate stage of manufacturing a semiconductor device **100** in accordance with an embodiment of the present invention. As shown in FIG. 7, the third barrier layer **190** is formed in step S104.

Specifically, the third barrier layer **190** is deposited on the bottom and the inner sidewalls of the first via V1 and the second via V2. This ensures that the first via V1 and the second via V2 are lined by the third barrier layer **190** during the forming of step S104. In some embodiments, as shown in FIG. 7, the third barrier layer **190** covers the first oxide OX1 and the second oxide OX2.

(45) In some embodiments, step S104 is performed after step S102.

(46) In some embodiments, the third barrier layer **190** may include a material, such as tantalum (Ta), tantalum nitride (TaN), titanium (Ti), titanium nitride (Ti.sub.xN.sub.y), or the like. However, any suitable material may be utilized.

(47) In some embodiments, the third barrier layer **190** may be deposited by a blanket depositing process. The present disclosure is not intended to limit the methods of depositing the third barrier layer **190**.

(48) In some embodiments, the third barrier layer **190** may be formed by any suitable method, for example, CVD (chemical vapor deposition), PECVD (plasma-enhanced chemical vapor deposition), PVD (physical vapor deposition), ALD (atomic layer deposition), PEALD (plasma-enhanced atomic layer deposition), ECP (electrochemical plating), electroless plating, or the like. The present disclosure is not intended to limit the methods of forming the third barrier layer **190**.

(49) In step S105, the first oxide OX1 and the second oxide OX2 formed from the exposed first metal **130** and the exposed second metal **170** are removed and a re-sputtered first metal RM1 and a re-sputtered second metal RM2 are formed at least on lower portions of the inner sidewalls of the first via V1 and the second via V2, respectively.

(50) Reference is made to FIG. 2 and FIG. 8. FIG. 8 is a cross-sectional view of an intermediate stage of manufacturing a semiconductor device **100** in accordance with an embodiment of the present invention. As shown in FIG. 8, the first oxide OX1 and the second oxide OX2 are removed. In some embodiments, the first oxide OX1 and the second oxide OX2 may be removed by, for example, a sputter cleaning process due to the stiffness of the first oxide OX1 and/or the second oxides OX2. In some embodiments in which the first oxide OX1 and the second oxide OX2 are removed by the sputter cleaning process, the first metal **130** and the second metal **170** may be re-sputtered, such that the re-sputtered first metal RM1 and the re-sputtered second metal RM2 are formed at least on lower portions of the inner sidewalls of the first via V1 and the second via V2, respectively. Specifically, the re-sputtered first metal RM1 is formed from and the same as the first metal **130**, and the re-sputtered second metal RM2 is formed from and the same as the second metal **170**. As shown in FIG. 5, the re-sputtered first metal RM1 and the re-sputtered second metal RM2 are formed on the third barrier layer **190**, so that the re-sputtered first metal RM1 and the re-sputtered second metal RM2 are separated from the third dielectric layer **180** by the third barrier layer **190**. This may lower the leakage risk caused by possible metal contamination affecting the third dielectric layer **180**.

(51) In some embodiments, a portion of the third barrier layer **190** on the bottom of the first via V1 and a portion of the third barrier layer **190** on the third dielectric layer **180** (for example, a portion

of the third barrier layer **190** over the substrate **160**) are removed during performing step **S105**.

(52) In some embodiments, the first oxide **OX1** and the second oxide **OX2** may be removed by in-situ argon (Ar) plasma sputter clean process, but the present disclosure is not intended to limit the methods of removing the first oxide **OX1** and the second oxide **OX2**.

(53) In step **S106**, a fourth barrier layer **195** is formed over the substrate **160** and the bottom and the inner sidewalls of the first via **V1** and the second via **V2**.

(54) Reference is made to FIG. 2 and FIG. 9. FIG. 9 is a cross-sectional view of an intermediate stage of manufacturing a semiconductor device **100** in accordance with an embodiment of the present disclosure. As shown in FIG. 9, the fourth barrier layer **195** is formed in step **S106**.

Specifically, the fourth barrier layer **195** is deposited on the third barrier layer **190** which is formed on the substrate **160** and the bottom and the inner sidewalls of the first via **V1** and the second via **V2**. As shown in FIG. 9, the fourth barrier layer **195** is deposited, so that the fourth barrier layer **195** covers a portion of the third dielectric layer **180** which is directly on the substrate **160**, a portion of the third barrier layer **190** which is lined on the third dielectric layer **180**, the re-sputtered first metal **RM1**, the re-sputtered second metal **RM2**, the first metal **130**, and the second metal **170**. This ensures that the first via **V1** and the second via **V2** are lined with the fourth barrier layer **195** during the depositing of step **S106**. In some embodiments, as shown in FIG. 9, the re-sputtered first metal **RM1** and the re-sputtered second metal **RM2** are sandwiched between the third barrier layer **190** and the fourth barrier layer **195** on the bottom of the first via **V1** and the second via **V2**, respectively.

(55) In some embodiments, the fourth barrier layer **195** includes a seed layer, so that the seed layer is also formed on the substrate **160** and the bottom and the inner sidewalls of the first via **V1** and the second via **V2**. In some embodiments, the seed layer is configured as a seed layer for the growth of conductive materials.

(56) In some embodiments, step **S106** is performed after step **S104**.

(57) In some embodiments, the fourth barrier layer **195** may include a material, such as tantalum (Ta), tantalum nitride (TaN), titanium (Ti), titanium nitride (Ti.sub.xN.sub.y), or the like. However, any suitable material may be utilized.

(58) In some embodiments, a material of the third barrier layer **190** and a material of the fourth barrier layer **195** are identical.

(59) In some embodiments, the fourth barrier layer **195** may be deposited by a blanket depositing process. The present disclosure is not intended to limit the methods of depositing the fourth barrier layer **195**.

(60) In some embodiments, the fourth barrier layer **195** may be formed by any suitable method, for example, CVD (chemical vapor deposition), PECVD (plasma-enhanced chemical vapor deposition), PVD (physical vapor deposition), ALD (atomic layer deposition), PEALD (plasma-enhanced atomic layer deposition), ECP (electrochemical plating), electroless plating, or the like. The present disclosure is not intended to limit the methods of forming the fourth barrier layer **195**.

(61) In step **S107**, a conductive material **CM** is formed in the first via **V1** and the second via **V2**.

(62) Reference is made to FIG. 2 and FIG. 10. FIG. 10 is a cross-sectional view of an intermediate stage of manufacturing a semiconductor device **100** in accordance with an embodiment of the present disclosure. As shown in FIG. 10, the conductive material **CM** is formed in step **S106**.

Specifically, the conductive material **CM** is deposited in the first via **V1** and the second via **V2**.

This ensures that the first via **V1** and the second via **V2** are fully filled with the conductive material **CM** during the depositing of step **S107**.

(63) In some embodiments, the step of forming the seed layer in step **S106** is performed before step **S107**.

(64) In some embodiments, the forming of the conductive material **CM** further includes a step of filling the conductive material **CM** in the first via **V1** and the second via **V2** and a step of removing a portion of the fourth barrier layer **195** on the third dielectric layer **180** and a portion of the

conductive material CM. In some embodiments, the conductive material CM may be overfilled, so that the conductive material CM may cover a whole top surface of the semiconductor structure. Next, the portion of the fourth barrier layer **195** on the third dielectric layer **180** and the portion of the conductive material CM are removed, such that the conductive material CM is leveled with the third dielectric layer **180**. More specifically, as shown in FIG. **10**, a top surface of the conductive material CM is leveled with a top surface of the third dielectric layer **180**.

(65) In some embodiments, the conductive material CM may include a material, such as copper (Cu), or the like. However, any suitable material may be utilized.

(66) In some embodiments, a material of the conductive material CM and a material of the first metal **130** are identical.

(67) In some embodiments, the conductive material CM may be filled into the first via **V1** and the second via **V2** by any suitable method, for example, CVD (chemical vapor deposition), PECVD (plasma-enhanced chemical vapor deposition), PVD (physical vapor deposition), ALD (atomic layer deposition), PEALD (plasma-enhanced atomic layer deposition), ECP (electrochemical plating), electroless plating, or the like. The present disclosure is not intended to limit the methods of filling the conductive material CM into the first via **V1** and the second via **V2**.

(68) In some embodiments, the portion of the fourth barrier layer **195** on the third dielectric layer **180** and the portion of the conductive material CM may be removed by, for example, chemical mechanical polarization process, or the like. The present disclosure is not intended to limit the methods of removing the conductive material CM.

(69) By performing the method M shown in FIG. **1** and FIG. **2** of the present disclosure, the semiconductor device **100** with better electrical performance may be formed.

(70) Based on the above discussions, it can be seen that the semiconductor device **100** of the present disclosure offers advantages. It is understood, however, that other embodiments may offer additional advantages, and not all advantages are necessarily disclosed herein, and that no particular advantages are required for all embodiments. One advantage is that since the steps of forming the third barrier layer and the fourth barrier layer are performed (i.e., two steps of sputtering for forming barrier layers), the re-sputtered first metal and the re-sputtered second metal can be separated from the dielectric layers (e.g. the third dielectric layer), thereby reducing the probability of leakage, and improving its electrical performance.

(71) Although the present disclosure has been described in considerable detail with reference to certain embodiments thereof, other embodiments are possible. Therefore, the spirit and scope of the appended claims should not be limited to the description of the embodiments contained herein.

(72) It will be apparent to those skilled in the art that various modifications and variations can be made to the structure of the present disclosure without departing from the scope or spirit of the disclosure. In view of the foregoing, it is intended that the present disclosure covers modifications and variations of this disclosure provided they fall within the scope of the following claims.

Claims

1. A semiconductor device, comprising: a first dielectric layer; a first barrier layer on the first dielectric layer; a first metal on the first barrier layer; a second barrier layer on the first metal; a second dielectric layer on the second barrier layer; a second metal over the first metal and disposed in the second dielectric layer; a substrate on the second dielectric layer, wherein a first via runs through the substrate and the second dielectric layer to connect to the first metal, and a second via at least runs through the substrate to connect to the second metal; a third dielectric layer on the substrate and inner sidewalls of the first via and the second via; a third barrier layer on the third dielectric layer and the inner sidewalls of the first via and the second via; a re-sputtered first metal and a re-sputtered second metal at least on lower portions of the inner sidewalls of the first via and the second via respectively, wherein the re-sputtered first metal and the re-sputtered second metal

are separated from the third dielectric layer by the third barrier layer; a fourth barrier layer on the third barrier layer and on a bottom and the inner sidewalls of the first via and the second via, wherein the fourth barrier layer covers the re-sputtered first metal and the re-sputtered second metal; and a conductive material filled in the first via and the second via.

2. The semiconductor device of claim 1, wherein the re-sputtered first metal and the re-sputtered second metal are formed from the first metal and the second metal, respectively.
 3. The semiconductor device of claim 1, wherein the re-sputtered first metal and the re-sputtered second metal are sandwiched between the third barrier layer and the fourth barrier layer.
 4. The semiconductor device of claim 1, wherein a material of the first dielectric layer, a material of the second dielectric layer, and a material of the third dielectric layer are identical.
 5. The semiconductor device of claim 1, wherein a material of the first barrier layer and a material of the second barrier layer are identical.
 6. The semiconductor device of claim 1, wherein a material of the third barrier layer and a material of the fourth barrier layer are identical.
 7. The semiconductor device of claim 1, wherein a material of the conductive material and a material of the first metal are identical.
 8. The semiconductor device of claim 1, wherein the conductive material is leveled with the third dielectric layer.
-