

US Patent & Trademark Office

Patent Public Search | Text View

United States Patent	12402367
Kind Code	B2
Date of Patent	August 26, 2025
Inventor(s)	Chen; Kuang-Hsiu et al.

Semiconductor structure and manufacturing method thereof

Abstract

Provided are a semiconductor structure and a manufacturing method thereof. The manufacturing method of the semiconductor structure includes the following. A gate structure is formed on a substrate. A tilt implanting process is performed to implant group IV elements into the substrate to form a doped region, and the doped region is located on two sides of the gate structure and partially located under the gate structure. A part of the substrate on two sides of the gate structure is removed to form a first recess. A cleaning process is performed on the surface of the first recess. A wet etching process is performed on the first recess to form a second recess. A semiconductor layer is formed in the second recess.

Inventors: Chen; Kuang-Hsiu (Tainan, TW), Sun; Wei-Chung (Tainan, TW), Chen; Chao Nan (Tainan, TW), Yu; Chun-Wei (Tainan, TW), Ku; Kuan Hsuan (Tainan, TW), Wang; Shao-Wei (Taichung, TW)

Applicant: United Microelectronics Corp. (Hsinchu, TW)

Family ID: 1000008778039

Assignee: United Microelectronics Corp. (Hsinchu, TW)

Appl. No.: 17/835977

Filed: June 09, 2022

Prior Publication Data

Document Identifier	Publication Date
US 20230369460 A1	Nov. 16, 2023

Foreign Application Priority Data

TW	111117809	May. 12, 2022
----	-----------	---------------

Publication Classification

Int. Cl.: **H10D62/00** (20250101); **H01L21/02** (20060101); **H10D30/01** (20250101); H10D30/69 (20250101)

U.S. Cl.:

CPC **H10D62/021** (20250101); **H01L21/02057** (20130101); **H10D30/01** (20250101); **H10D30/0223** (20250101); **H10D30/024** (20250101); H10D30/797 (20250101)

Field of Classification Search

CPC: H10D (62/021); H10D (30/01); H10D (30/0223); H10D (30/024); H10D (48/074); H10D (84/144); H10D (84/903); H01L (21/02057); H01L (21/26506); H01L (21/26586); H01L (21/30608)

References Cited

U.S. PATENT DOCUMENTS

Patent No.	Issued Date	Patentee Name	U.S. Cl.	CPC
8404546	12/2012	Woon et al.	N/A	N/A
8486587	12/2012	Tsai et al.	N/A	N/A
9275933	12/2015	Kuo et al.	N/A	N/A
9748139	12/2016	Liou et al.	N/A	N/A
9761791	12/2016	Shiu et al.	N/A	N/A
10090465	12/2017	Hsu et al.	N/A	N/A
2005/0285203	12/2004	Fukutome	257/E21.336	H10D 62/151
2007/0090408	12/2006	Majumdar	257/213	H10D 30/62
2012/0244674	12/2011	Kim	257/E21.441	H01L 29/7848
2013/0045589	12/2012	Kim	438/514	H01L 29/66636
2016/0254381	12/2015	Kwok	257/192	H01L 29/66636
2022/0037465	12/2021	Lin	N/A	H10D 84/038

FOREIGN PATENT DOCUMENTS

Patent No.	Application Date	Country	CPC
114141610	12/2021	CN	N/A
102354014	12/2021	KR	N/A
202139356	12/2020	TW	N/A

OTHER PUBLICATIONS

“Office Action of Taiwan Counterpart Application”, issued on May 27, 2025, p. 1-p. 5. cited by applicant

Background/Summary

CROSS-REFERENCE TO RELATED APPLICATION

(1) This application claims the priority benefit of Taiwan application serial no. 111117809, filed on May 12, 2022. The entirety of the above-mentioned patent application is hereby incorporated by reference herein and made a part of this specification.

BACKGROUND

Technical Field

(2) The disclosure relates to a semiconductor structure and a manufacturing method thereof, and particularly relates to a semiconductor structure that has a recess with sidewalls having a Σ -shaped cross section and a manufacturing method thereof.

Description of Related Art

(3) In the current manufacturing processes for a transistor that has epitaxial layers as the source and drain, generally after the gate structure is formed on the substrate, recesses are formed in the substrate on two sides of the gate structure, and then epitaxial layers are formed in the recesses by performing an epitaxial growth process. In the above processes, the profile shape of the formed recess corresponds to the profile shapes of the formed source and drain, which has a certain degree of influence on the electrical characteristics of the transistor.

SUMMARY

(4) The disclosure provides a semiconductor structure that has a recess with sidewalls having a Σ -shaped cross section, in which an upper portion of the recess has an inclined surface, and the inclined surface has a convex shape or a concave shape.

(5) The disclosure provides a manufacturing method of a semiconductor structure that implants a group IV element into a substrate to form a recess with sidewalls having a s-shaped cross section, in which an upper portion of the recess has an inclined surface, and the inclined surface has a convex shape or a concave shape.

(6) A semiconductor structure according to the disclosure includes a gate structure and a semiconductor layer. The gate structure is disposed on a substrate. The semiconductor layer is disposed on two sides of the gate structure and located in a recess in the substrate. The semiconductor layer is partially located under the gate structure. The recess includes an upper portion and a lower portion. The upper portion has a first inclined surface and the lower portion has a second inclined surface. An angle between the first inclined surface and a bottom surface of the recess is an acute angle, and an angle between the second inclined surface and the bottom surface of the recess is an obtuse angle. The first inclined surface has a convex shape or a concave shape.

(7) In an embodiment of the semiconductor structure according to the disclosure, a radius of curvature of the convex shape is 190 Å to 405 Å.

(8) In an embodiment of the semiconductor structure according to the disclosure, a radius of curvature of the concave shape is 240 Å to 820 Å.

(9) In an embodiment of the semiconductor structure according to the disclosure, a depth of the upper portion does not exceed 200 Å.

(10) In an embodiment of the semiconductor structure according to the disclosure, the semiconductor layer includes a silicon germanium (SiGe) layer.

(11) A manufacturing method of a semiconductor structure according to the disclosure includes the following. A gate structure is formed on a substrate. A tilt implanting process is performed to

implant a group IV element into the substrate to form a doped region. The doped region is located on two sides of the gate structure and partially located under the gate structure. A part of the substrate on two sides of the gate structure is removed to form a first recess. A cleaning process is performed on a surface of the first recess. A wet etching process is performed on the first recess to form a second recess. A semiconductor layer is formed in the second recess.

(12) In an embodiment of the manufacturing method of the semiconductor structure according to the disclosure, the group IV element includes carbon or germanium.

(13) In an embodiment of the manufacturing method of the semiconductor structure according to the disclosure, a depth of the doped region does not exceed 200 Å.

(14) In an embodiment of the manufacturing method of the semiconductor structure according to the disclosure, energy of the tilt implanting process is 1 KeV to 7 KeV.

(15) In an embodiment of the manufacturing method of the semiconductor structure according to the disclosure, a forming method of the first recess includes the following. A first vertical etching process is performed to remove a part of the substrate to form a first preliminary recess. A lateral etching process is performed on the first preliminary recess to remove a part of the substrate to form a second preliminary recess. A second vertical etching process is performed on the second preliminary recess to remove a part of the substrate to form the first recess.

(16) In an embodiment of the manufacturing method of the semiconductor structure according to the disclosure, a cross section of a sidewall of the first recess has a Σ shape.

(17) In an embodiment of the manufacturing method of the semiconductor structure according to the disclosure, a cross section of a sidewall of the second recess has a Σ shape.

(18) In an embodiment of the manufacturing method of the semiconductor structure according to the disclosure, the second recess includes an upper portion and a lower portion. The upper portion has a first inclined surface, and the lower portion has a second inclined surface. An angle between the first inclined surface and a bottom surface of the second recess is an acute angle, and an angle between the second inclined surface and the bottom surface of the second recess is an obtuse angle. The first inclined surface has a convex shape or a concave shape.

(19) In an embodiment of the manufacturing method of the semiconductor structure according to the disclosure, the first inclined surface has the convex shape, and the cleaning process includes: a first cleaning process using ammonia water and hydrogen peroxide; and a second cleaning process using sulfuric acid and hydrogen peroxide.

(20) In an embodiment of the manufacturing method of the semiconductor structure according to the disclosure, the first inclined surface has the concave shape, and the cleaning process includes: a first cleaning process using an aqueous solution containing carbon dioxide; and a second cleaning process using sulfuric acid and hydrogen peroxide.

(21) In an embodiment of the manufacturing method of the semiconductor structure according to the disclosure, after the second cleaning process, the manufacturing method further includes a third cleaning process using ammonia water and hydrogen peroxide.

(22) In an embodiment of the manufacturing method of the semiconductor structure according to the disclosure, a radius of curvature of the convex shape is 190 Å to 405 Å.

(23) In an embodiment of the manufacturing method of the semiconductor structure according to the disclosure, a radius of curvature of the concave shape is 240 Å to 820 Å.

(24) In an embodiment of the manufacturing method of the semiconductor structure according to the disclosure, the wet etching process includes: a first etching process using hydrofluoric acid; and a second etching process using tetramethyl ammonium hydroxide (TMAH).

(25) Based on the above, according to the disclosure, the doped region containing the group IV element is formed in the substrate and partially located under the gate structure. Therefore, after cleaning the surface of the first recess by the cleaning process, the upper portion of the second recess formed by the subsequent wet etching process has a convex shape or a concave shape.

(26) In order to make the above-mentioned and other features and advantages of the disclosure

more comprehensible, exemplary embodiments are described in detail with reference to the accompanying drawings as follows.

Description

BRIEF DESCRIPTION OF THE DRAWINGS

(1) The accompanying drawings are included to provide a further understanding of the disclosure, and are incorporated in and constitute a part of this specification. The drawings illustrate exemplary embodiments of the disclosure and, together with the description, serve to explain the principles of the disclosure.

(2) FIG. 1A to FIG. 1I are schematic cross-sectional views showing a manufacturing process of a semiconductor structure according to an embodiment of the disclosure.

(3) FIG. 2 is a schematic cross-sectional view of a semiconductor structure according to another embodiment of the disclosure.

DETAILED DESCRIPTION OF DISCLOSED EMBODIMENTS

(4) Hereinafter, exemplary embodiments will be described in detail with reference to the accompanying drawings, but the provided embodiments are not intended to limit the scope of the disclosure. In addition, the drawings are for illustrative purposes only and may not be drawn to scale. In order to facilitate understanding of the disclosure, the same elements will be denoted by the same reference numerals in the following description.

(5) Terms such as “containing,” “including,” “having,” etc. used in this specification are all open-ended terms, that is, meaning “including but not limited to.”

(6) When terms such as “first,” “second,” etc. are used to describe the elements, they are only used to distinguish these elements from each other and are not intended to limit the order or importance of the elements. Therefore, in some cases, the first element may also be referred to as the second element, and the second element may also be referred to as the first element, without departing from the scope of the disclosure.

(7) In addition, directional terms such as “up,” “down,” etc. used in this specification only refer to the directions of the drawings and are not intended to limit the disclosure. Thus, it should be understood that “up” is used interchangeably with “down” and that when an element such as a layer or a film is placed “on” another element, the element may be directly placed on another element or there may be an intervening element. However, when an element is described as being “directly” placed “on” another element, there is no other intervening element between the two elements.

(8) Furthermore, a range expressed by “one value to another value” is a general expression to avoid listing all the values in that range in the specification. Thus, the recitation of a particular numerical range includes any value within that numerical range as well as any smaller numerical range defined by any values within that numerical range.

(9) FIG. 1A to FIG. 1I are schematic cross-sectional views showing a manufacturing process of a semiconductor structure according to an embodiment of the disclosure. First, referring to FIG. 1A, a substrate **100** is provided. In this embodiment, the substrate **100** is, for example, a silicon substrate. Next, a gate structure **102** is formed on the substrate **100**. In this embodiment, the gate structure **102** includes a gate dielectric layer **104**, a gate **106**, and a spacer **108**, but the disclosure is not limited thereto. Specifically, in this embodiment, the gate **106** is disposed on the substrate **100**, and the gate dielectric layer **104** is disposed between the gate **106** and the substrate **100**. In addition, the spacer **108** is disposed on the sidewalls of the gate dielectric layer **104** and the gate **106**. In FIG. 1A, for clarity, only three gate structures spaced apart from one another are shown, but the disclosure is not limited thereto. A method of forming the gate structure **102** is well known to those skilled in the art, and therefore will not be further described herein.

(10) Then, referring to FIG. 1B, a tilt implanting process **110** is performed to implant a group IV

element into the substrate **100** to form a doped region **112**. The doped regions **112** are located on two sides of the gate structure **102**. In this embodiment, a group IV element close to the lattice size of the material of the substrate **100** may be implanted into the substrate **100**. For example, when the substrate **100** is a silicon substrate, carbon or germanium may be implanted into the substrate **100**. In this embodiment, the tilt implanting process **110** is used to implant the group IV element into the substrate **100**, so that a part of the formed doped region **112** may be located under the gate structure **102**. That is, the doped region **112** is partially located under the gate structure **102**. In addition, in this embodiment, the doped regions **112** located between two adjacent gate structures **102** are discontinuous, but the disclosure is not limited thereto. In other embodiments, depending on the implantation angle of the tilt implanting process **110**, the doped regions **112** between two adjacent gate structures **102** may be continuous.

(11) Depending on the energy of the tilt implanting process, the doped region **112** may have a desired depth. In this embodiment, the energy of the tilt implanting process is 1 KeV to 7 KeV, and the depth of the doped region **112** does not exceed 200 Å. The doped region **112** is used to control the shape of the trench subsequently formed in the substrate **100**, which will be described hereinafter.

(12) Next, referring to FIG. 1C, a spacer material layer **114** is conformally formed on the substrate **100**. The spacer material layer **114** covers the substrate **100** and the gate structure **102**. The spacer material layer **114** is, for example, a nitride layer. The spacer material layer **114** is used to form the spacer on the sidewalls of the gate structure **102** in the subsequent processes. In other embodiments, the formation of the spacer material layer **114** may be omitted depending on actual requirements.

(13) Then, referring to FIG. 1D, an anisotropic etching process is performed on the spacer material layer **114** to remove a part of the spacer material layer **114** to form spacers **116** on the sidewalls of the gate structure **102**. Next, an etching process is performed to remove a part of the substrate **100** between two adjacent gate structures **102** to form a first recess **117** (as shown in FIG. 1F). In this embodiment, the cross section of the sidewall of the first recess **117** has a Σ shape.

(14) In this embodiment, a method of forming the first recess **117** may include the following processes. First, after the spacers **116** are formed, a first vertical etching process is performed with the gate structure **102** and the spacers **116** as etching masks to remove a part of the substrate **100** to form a first preliminary recess **117a**. In this embodiment, the first vertical etching process is, for example, a dry etching process. In this embodiment, the depth of the first preliminary recess **117a** may not be less than the depth of the doped region **112**. Next, referring to FIG. 1E, a lateral etching process is performed on the first preliminary recess **117a** to remove a part of the substrate **100** to form a second preliminary recess **117b**. In this embodiment, the lateral etching process is, for example, an isotropic etching process. Depending on the actual situation and requirements, the isotropic etching process may be a wet etching process or a dry etching process, which is not limited in the disclosure. Accordingly, the second preliminary recess **117b** extends under the gate structure **102**. That is, the width of the second preliminary recess **117b** is greater than the width of the first preliminary recess **117a**. In addition, in this embodiment, based on the characteristics of the isotropic etching process, the width of the second preliminary recess **117b** gradually increases from the top to the bottom. Thereafter, referring to FIG. 1F, a second vertical etching process is performed on the second preliminary recess **117b** to remove a part of the substrate **100** to form the first recess **117**. The first recess **117** includes the second preliminary recess **117b** and the recess formed by removing the substrate **100** in this process. Based on the depth of the recess and the characteristics of the dry etching process, the width of the recess formed by removing the substrate **100** in this process gradually decreases from the top to the bottom. As a result, the middle portion of the formed first recess **117** has a greater width than the other portions. That is, the cross section of the sidewall of the first recess **117** has a Σ shape.

(15) Next, referring to FIG. 1G, a cleaning process **118** is performed on the surface of the first

recess **117**. In this embodiment, the cleaning process **118** includes a first cleaning process using ammonia water and hydrogen peroxide and a second cleaning process using sulfuric acid and hydrogen peroxide. After the first cleaning process is performed, the first recess **117** has a relatively rough surface. During the second cleaning process, the surface of the first recess **117** may be oxidized. In addition, after the second cleaning process is performed, depending on actual requirements, a third cleaning process using ammonia water and hydrogen peroxide may be performed to further remove contaminants that may be generated on the surface of the first recess **117** during the second cleaning process.

(16) Then, referring to FIG. **1H**, a wet etching process is performed on the first recess **117** to form a second recess **120**. After the wet etching process is performed, based on the profile of the first recess **117**, the cross section of the sidewall of the second recess **120** has a more obvious Σ shape. In this embodiment, a method of forming the second recess **120** may include the following processes. First, a first etching process using hydrofluoric acid is performed on the first recess **117**. In this embodiment, diluted hydrofluoric acid (DHF) may be used. Then, a second etching process using tetramethyl ammonium hydroxide (TMAH) is performed. The time of the second etching process is, for example, 170 seconds to 300 seconds. In this embodiment, since the doped region **112** containing the group IV element is formed in the substrate **100** and is partially located under the gate structure **102**, after the surface of the first recess **117** is cleaned by the cleaning process **118**, the wet etching process including the first etching process and the second etching process not only removes a part of the substrate **100** to form the second recess **120** but also forms the upper portion of the second recess **120** into a convex shape, and a radius of curvature of the convex surface is 190 Å to 405 Å.

(17) In detail, in this embodiment, the second recess **120** includes an upper portion **122** and a lower portion **124**. The upper portion **122** has a first inclined surface **122S**, and an angle θ_1 between the first inclined surface **122S** and a bottom surface of the second recess **120** is an acute angle. The lower portion **124** has a second inclined surface **124S**, and an angle θ_2 between the second inclined surface **124S** and the bottom surface of the second recess **120** is an obtuse angle. That is to say, the cross section of the sidewall of the second recess **120** has a Σ shape. In addition, as described above, after the wet etching process including the first etching process and the second etching process is performed, the second recess **120** may have a greater width and a greater depth than the first recess **117**, and the first inclined surface **122S** of the second recess **120** may have a convex shape with a radius of curvature of 190 Å to 405 Å. That is, the first inclined surface **122S** protrudes toward the inside of the second recess **120**.

(18) Thereafter, referring to FIG. **1I**, a semiconductor layer **126** is formed in the second recess **120**. In this embodiment, the semiconductor layer **126** is a silicon germanium layer, and a method of forming the semiconductor layer **126** includes, for example, performing an epitaxial growth process. Thereby, a semiconductor structure **10** of this embodiment is completed, and the semiconductor structure **10** of this embodiment is a transistor having epitaxial source and drain.

(19) As shown in FIG. **1I**, in the semiconductor structure **10** of this embodiment, the gate structure **102** is disposed on the substrate **100**, and the semiconductor layers **126** are disposed in the substrate **100** on two sides of the gate structure **102** and are partially located under the gate structure **102**. Since the first inclined surface **122S** of the second recess **120** has a convex shape, there is a relatively large distance between the semiconductor layer **126** serving as the source and drain and the channel region of the transistor, which effectively reduces the parasitic capacitance generated during the operation of the transistor and effectively prevents the occurrence of current leakage.

(20) In the above-described embodiment, the first inclined surface **122S** of the second recess **120** has a convex shape, but the disclosure is not limited thereto. In other embodiments, the first inclined surface **122S** of the second recess **120** may have a concave shape by adjusting the first cleaning process of the cleaning process **118**, which will be described in detail below.

(21) FIG. **2** is a schematic cross-sectional view of a semiconductor structure according to another

embodiment of the disclosure. In FIG. 2, the same elements as those in FIG. 1I will be denoted by the same reference numerals and will not be described again.

(22) Referring to FIG. 2, in the semiconductor structure **20** of this embodiment, the first inclined surface **122S'** of the second recess **120** has a concave shape. That is, the first inclined surface **122S'** is recessed toward the inside of the substrate **100**. In detail, in the process of FIG. 1G, when the cleaning process **118** is performed on the surface of the first recess **117**, an aqueous solution containing carbon dioxide is used in place of the ammonia water and hydrogen peroxide in the first cleaning process. That is, in this embodiment, the cleaning process **118** includes a first cleaning process using the aqueous solution containing carbon dioxide and a second cleaning process using sulfuric acid and hydrogen peroxide. Therefore, after the first cleaning process is performed, the first recess **117** has a relatively smooth surface, so that a relatively thin and dense oxide layer may be formed on the surface of the first recess **117** during the second cleaning process. In addition, after the second cleaning process is performed, depending on actual requirements, a third cleaning process using ammonia water and hydrogen peroxide may be performed to further remove contaminants that may be generated on the surface of the first recess **117** during the second cleaning process. Accordingly, after the wet etching process shown in FIG. 1H is performed, besides that the cross section of the sidewall of the formed second recess **120** has a more obvious Σ shape, the first inclined surface **122S'** of the second recess **120** has a concave shape, and the radius of curvature of the concave shape is 240 Å to 820 Å.

(23) In the semiconductor structure **20** of this embodiment, since the first inclined surface **122S'** of the second recess **120** has a concave shape, there is a relatively small distance between the semiconductor layer **126** serving as the source and drain and the channel region of the transistor. Therefore, during the operation of the transistor, the transistor may have a relatively high on current ($I_{sub.on}$) under the same off current ($I_{sub.off}$). Accordingly, the transistor has better performance.

(24) Although the disclosure has been described with reference to the embodiments above, they are not intended to limit the disclosure. Those skilled in the art can make various changes and modifications without departing from the spirit and scope of the disclosure. Therefore, the scope of protection of the disclosure is defined by the following claims.

Claims

1. A manufacturing method of a semiconductor structure, comprising: forming a gate structure on a substrate; performing a tilt implanting process to implant a group IV element into the substrate to form a doped region, wherein the doped region is located on two sides of the gate structure and partially located under the gate structure; removing a part of the substrate on two sides of the gate structure to form a first recess; performing a cleaning process on a surface of the first recess; performing a wet etching process on the first recess to form a second recess; and forming a semiconductor layer in the second recess, wherein a forming method of the first recess comprises: performing a first vertical etching process to remove a part of the substrate to form a first preliminary recess; performing a lateral etching process on the first preliminary recess to remove a part of the substrate to form a second preliminary recess; and performing a second vertical etching process on the second preliminary recess to remove a part of the substrate to form the first recess.
2. The manufacturing method of the semiconductor structure according to claim 1, wherein the group IV element comprises carbon or germanium.
3. The manufacturing method of the semiconductor structure according to claim 1, wherein a depth of the doped region does not exceed 200 Å.
4. The manufacturing method of the semiconductor structure according to claim 1, wherein energy of the tilt implanting process is 1 KeV to 7 KeV.
5. The manufacturing method of the semiconductor structure according to claim 1, wherein a middle portion of the first recess has a greater width than other portions of the first recess.

6. The manufacturing method of the semiconductor structure according to claim 1, wherein a middle portion of the second recess has a greater width than other portions of the second recess.
 7. The manufacturing method of the semiconductor structure according to claim 6, wherein the second recess comprises an upper portion and a lower portion, the upper portion has a first inclined surface, and the lower portion has a second inclined surface, wherein an angle between a projection of a line which passes through two endpoints of the first inclined surface and a projection of a linear extension of a bottom surface of the second recess is an acute angle, an angle between a projection of a line which passes through two endpoints of the second inclined surface and the projection of the linear extension of the bottom surface of the second recess is an obtuse angle, and the first inclined surface has a convex shape or a concave shape.
 8. The manufacturing method of the semiconductor structure according to claim 7, wherein the first inclined surface has the convex shape, and the cleaning process comprises: a first cleaning process using ammonia water and hydrogen peroxide; and a second cleaning process using sulfuric acid and hydrogen peroxide.
 9. The manufacturing method of the semiconductor structure according to claim 8, wherein after the second cleaning process, the manufacturing method further comprises a third cleaning process using ammonia water and hydrogen peroxide.
 10. The manufacturing method of the semiconductor structure according to claim 7, wherein the first inclined surface has the concave shape, and the cleaning process comprises: a first cleaning process using an aqueous solution containing carbon dioxide; and a second cleaning process using sulfuric acid and hydrogen peroxide.
 11. The manufacturing method of the semiconductor structure according to claim 10, wherein after the second cleaning process, the manufacturing method further comprises a third cleaning process using ammonia water and hydrogen peroxide.
 12. The manufacturing method of the semiconductor structure according to claim 7, wherein a radius of curvature of the convex shape is 190 Å to 405 Å.
 13. The manufacturing method of the semiconductor structure according to claim 7, wherein a radius of curvature of the concave shape is 240 Å to 820 Å.
 14. The manufacturing method of the semiconductor structure according to claim 1, wherein the wet etching process comprises: a first etching process using hydrofluoric acid; and a second etching process using tetramethyl ammonium hydroxide.
-