

US Patent & Trademark Office

Patent Public Search | Text View

United States Patent	12402538
Kind Code	B2
Date of Patent	August 26, 2025
Inventor(s)	Wang; Hui-Lin

Magnetic memory device and fabrication method thereof

Abstract

A magnetic memory device includes a bottom electrode layer, a magnetic tunneling junction (MTJ) stack disposed on the bottom electrode layer, a capping layer disposed on the MTJ stack, and a top electrode layer disposed on the capping layer. The top electrode layer comprises RuO.sub.2.

Inventors:	Wang; Hui-Lin (Taipei, TW)
Applicant:	UNITED MICROELECTRONICS CORP. (Hsin-Chu, TW)
Family ID:	1000008778066
Assignee:	UNITED MICROELECTRONICS CORP. (Hsin-Chu, TW)
Appl. No.:	17/903998
Filed:	September 06, 2022

Prior Publication Data

Document Identifier	Publication Date
US 20240057483 A1	Feb. 15, 2024

Foreign Application Priority Data

TW	111130593	Aug. 15, 2022
----	-----------	---------------

Publication Classification

Int. Cl.: H10N50/01 (20230101); H10N50/10 (20230101); H10N50/80 (20230101)

U.S. Cl.:

CPC H10N50/80 (20230201); H10N50/01 (20230201);

Field of Classification Search

CPC: H10N (50/80); H10N (50/01); H10N (50/10)

References Cited

U.S. PATENT DOCUMENTS

Patent No.	Issued Date	Patentee Name	U.S. Cl.	CPC
6624987	12/2002	Hayashi	360/324.2	B82Y 10/00
2010/0301436	12/2009	Sashida	438/653	H10D 1/682
2015/0228891	12/2014	Park	257/421	H10N 50/01
2018/0358547	12/2017	Yang	N/A	H10B 61/10
2023/0127582	12/2022	Ducruet	257/421	H10N 50/85
2023/0403948	12/2022	Peng	N/A	H10N 50/80

Primary Examiner: Mojaddedi; Omar F

Background/Summary

BACKGROUND OF THE INVENTION

1. Field of the Invention

(1) The present invention relates to a magnetic memory device and a manufacturing method thereof, in particular to a magnetoresistive random access memory (MRAM) device and a manufacturing method thereof.

2. Description of the Prior Art

(2) A magnetoresistive random access memory (MRAM) is a kind of non-volatile memory that has drawn a lot of attention in this technology field recently regarding its potentials of incorporating advantages of other kinds of memories. For example, a MRAM device may have an operation speed comparable to SRAMs, the non-volatile feature and low power consumption comparable to flash, the high integrity and durability comparable to DRAM. More important, the process for forming a MRAM device may be conveniently incorporated into existing semiconductor manufacturing processes.

(3) A typical MRAM cell structure usually includes a memory stack structure including a magnetic tunneling junction (MTJ) disposed between the lower and upper electrodes. Unlike conventional memories that store data by electric charge or current flow, an MRAM cell stores data by applying external magnetic fields to control the magnetic polarity and tunneling magnetoresistance (TMR) of the MTJ. A well-controlled tunneling magnetoresistance of an MRAM cell is critical for the MRAM cell to function properly. It is important to prevent impurities (such as ambient gas or elements of other material layers) from diffusing into the MTJ of the MRAM cell when manufacturing a magnetoresistive random access memory because the diffused impurities may cause abnormal tunneling magnetoresistance.

SUMMARY OF THE INVENTION

(4) It is one object of the present invention to provide an improved magnetic memory device and a manufacturing method thereof to solve the deficiencies or shortcomings of the prior art.

(5) One aspect of the invention provides a magnetic memory device including a bottom electrode layer; a magnetic tunneling junction (MTJ) stack disposed on the bottom electrode layer; a capping

layer disposed on the MTJ stack; and a top electrode layer disposed on the capping layer, wherein the top electrode layer comprises RuO₂.

(6) According to some embodiments, the capping layer comprises a MgO layer.

(7) According to some embodiments, the capping layer comprises a TaN layer on the MgO layer.

(8) According to some embodiments, the capping layer comprises a diffusion barrier layer between the TaN layer and the MgO layer.

(9) According to some embodiments, the diffusion barrier layer comprises a RuO₂ layer.

(10) According to some embodiments, the diffusion barrier layer further comprises a Ru layer between the TaN layer and the RuO₂ layer.

(11) According to some embodiments, the magnetic memory device further includes a hard mask layer disposed on the top electrode layer.

(12) According to some embodiments, the hard mask layer comprises TiN.

(13) According to some embodiments, the top electrode layer further comprises Ru.

(14) According to some embodiments, the bottom electrode layer comprises TaN.

(15) Another aspect of the invention provides a method for fabricating a magnetic memory device. A bottom electrode layer is formed. A magnetic tunneling junction (MTJ) stack is formed on the bottom electrode layer. A capping layer is formed on the MTJ stack. A top electrode layer is formed on the capping layer, wherein the top electrode layer comprises RuO₂.

(16) According to some embodiments, the capping layer comprises a MgO layer.

(17) According to some embodiments, the capping layer comprises a TaN layer on the MgO layer.

(18) According to some embodiments, the capping layer comprises a diffusion barrier layer between the TaN layer and the MgO layer.

(19) According to some embodiments, the diffusion barrier layer comprises a RuO₂ layer.

(20) According to some embodiments, the diffusion barrier layer further comprises a Ru layer between the TaN layer and the RuO₂ layer.

(21) According to some embodiments, the method further includes the step of forming a hard mask layer on the top electrode layer.

(22) According to some embodiments, the hard mask layer comprises TiN.

(23) According to some embodiments, the top electrode layer further comprises Ru.

(24) According to some embodiments, the bottom electrode layer comprises TaN.

(25) These and other objectives of the present invention will no doubt become obvious to those of ordinary skill in the art after reading the following detailed description of the preferred embodiment that is illustrated in the various figures and drawings.

Description

BRIEF DESCRIPTION OF THE DRAWINGS

(1) FIG. 1 to FIG. 4 are schematic diagrams illustrating a method of manufacturing a magnetic memory device according to an embodiment of the present invention.

DETAILED DESCRIPTION

(2) In the following detailed description of the disclosure, reference is made to the accompanying drawings, which form a part hereof, and in which is shown, by way of illustration, specific embodiments in which the invention may be practiced. These embodiments are described in sufficient detail to enable those skilled in the art to practice the invention.

(3) Other embodiments may be utilized, and structural, logical, and electrical changes may be made without departing from the scope of the present invention. Therefore, the following detailed description is not to be considered as limiting, but the embodiments included herein are defined by the scope of the accompanying claims.

(4) Please refer to FIG. 1 to FIG. 4, which are schematic diagrams of a method for manufacturing a

magnetic memory device **1** according to an embodiment of the present invention. According to an embodiment of the present invention, the magnetic memory device **1** is a magnetoresistive random access memory (MRAM) device. As shown in FIG. **1**, a substrate **100**, for example, a semiconductor substrate is provided. Next, a bottom electrode layer BE is formed on the substrate **100**. According to an embodiment of the present invention, the bottom electrode layer BE may comprise TaN, but is not limited thereto.

(5) As shown in FIG. **2**, a magnetic tunnel junction (MTJ) stack **110** is then formed on the bottom electrode layer BE. According to an embodiment of the present invention, the MTJ stack **110** may include a reference layer **112**, a tunnel barrier layer **114** and a free layer **116**, but is not limited thereto. According to an embodiment of the present invention, the reference layer **112** and the free layer **116** may be formed of a ferromagnetic material, and the tunneling layer **114** may be formed of an insulating material, but not limited thereto.

(6) As shown in FIG. **3**, a capping layer **120** is then formed on the MTJ stack **110**. According to an embodiment of the present invention, the capping layer **120** includes an MgO layer **122**. According to an embodiment of the present invention, the capping layer **120** includes a TaN layer **126** on the MgO layer **122**. The capping layer **120** includes a diffusion barrier layer **124** between the TaN layer **126** and the MgO layer **122** in accordance with an embodiment of the present invention. According to an embodiment of the present invention, the diffusion barrier layer **124** includes a RuO.sub.2 layer **124a**. According to an embodiment of the present invention, the diffusion barrier layer **124** further includes a Ru layer **124b** between the TaN layer **126** and the RuO.sub.2 layer **124a**. The Ru layer **124b** can reduce the resistance of the diffusion barrier layer **124**. The RuO.sub.2 layer **124a** may block the diffusion of Ru atoms in the Ru layer **124b**, and may block the diffusion of Ti or N atoms.

(7) According to another embodiment of the present invention, the diffusion barrier layer **124** may only have a RuO.sub.2 layer **124a**. According to yet another embodiment of the present invention, the diffusion barrier layer **124** may comprise another RuO.sub.2 layer disposed between the Ru layer **124b** and the TaN layer **126** as a hard mask and may block the diffusion of Ru, Ti or N atoms.

(8) As shown in FIG. **4**, a top electrode layer TE is then formed on the TaN layer **126** of the capping layer **120**. According to an embodiment of the present invention, the top electrode layer TE includes RuO.sub.2. According to an embodiment of the present invention, the top electrode layer TE further includes Ru. According to an embodiment of the present invention, the top electrode layer TE may only contain RuO.sub.2. According to another embodiment of the present invention, the top electrode layer TE may include two or more layers of RuO.sub.2, for example, a sandwich structure in which two layers of RuO.sub.2 sandwich a layer of Ru metal. According to an embodiment of the present invention, finally, a hard mask layer **130** is formed on the top electrode layer TE. According to an embodiment of the present invention, the hard mask layer **130** may include TiN.

(9) Structurally, as shown in FIG. **4**, the magnetic memory device **1** includes a bottom electrode layer BE. According to an embodiment of the present invention, the bottom electrode layer BE includes TaN. The MTJ stack **110** is disposed on the bottom electrode layer BE. The capping layer **120** is disposed on the MTJ stack **110**. The top electrode layer TE is disposed on the capping layer **120**, wherein the top electrode layer TE includes RuO.sub.2.

(10) According to an embodiment of the present invention, the capping layer **120** includes an MgO layer **122**. According to an embodiment of the present invention, the capping layer **122** includes a TaN layer **126** on the MgO layer **122**. The capping layer **120** includes a diffusion barrier layer **124** between the TaN layer **126** and the MgO layer **122** in accordance with an embodiment of the present invention. According to an embodiment of the present invention, the diffusion barrier layer **124** includes a RuO.sub.2 layer **124a**. According to an embodiment of the present invention, the diffusion barrier layer **124** further includes a Ru layer **124b** between the TaN layer **126** and the RuO.sub.2 layer **124a**.

(11) According to an embodiment of the present invention, the magnetic memory device **1** further includes: a hard mask layer **130** disposed on the top electrode layer TE. According to an embodiment of the present invention, the hard mask layer **130** includes TiN. According to an embodiment of the present invention, the top electrode layer TE further includes Ru.

(12) Those skilled in the art will readily observe that numerous modifications and alterations of the device and method may be made while retaining the teachings of the invention. Accordingly, the above disclosure should be construed as limited only by the metes and bounds of the appended claims.

Claims

1. A magnetic memory device, comprising: a bottom electrode layer; a magnetic tunneling junction (MTJ) stack disposed on the bottom electrode layer; a capping layer disposed on the MTJ stack, wherein the capping layer comprises a MgO layer, a TaN layer on the MgO layer, and a diffusion barrier layer between the TaN layer and the MgO layer, wherein the diffusion barrier layer comprises a RuO.sub.2 layer in direct contact with the MgO layer, and a Ru layer between the TaN layer and the RuO.sub.2 layer, wherein the Ru layer is in direct contact with the TaN layer; and a top electrode layer disposed on the capping layer, wherein the top electrode layer comprises RuO.sub.2.
 2. The magnetic memory device according to claim 1 further comprising: a hard mask layer disposed on the top electrode layer.
 3. The magnetic memory device according to claim 2, wherein the hard mask layer comprises TiN.
 4. The magnetic memory device according to claim 1, wherein the top electrode layer further comprises Ru.
 5. The magnetic memory device according to claim 1, wherein the bottom electrode layer comprises TaN.
 6. A method for fabricating a magnetic memory device, comprising: forming a bottom electrode layer; forming a magnetic tunneling junction (MTJ) stack on the bottom electrode layer; forming a capping layer on the MTJ stack, wherein the capping layer comprises a MgO layer, a TaN layer on the MgO layer, and a diffusion barrier layer between the TaN layer and the MgO layer, wherein the diffusion barrier layer comprises a RuO.sub.2 layer in direct contact with the MgO layer, and a Ru layer between the TaN layer and the RuO.sub.2 layer, wherein the Ru layer is in direct contact with the TaN layer; and forming a top electrode layer on the capping layer, wherein the top electrode layer comprises RuO.sub.2.
 7. The method according to claim 6 further comprising: forming a hard mask layer on the top electrode layer.
 8. The method according to claim 7, wherein the hard mask layer comprises TiN.
 9. The method according to claim 6, wherein the top electrode layer further comprises Ru.
 10. The method according to claim 6, wherein the bottom electrode layer comprises TaN.
-