

US Patent & Trademark Office

Patent Public Search | Text View

United States Patent Application Publication

20250286471

Kind Code

A1

Publication Date

September 11, 2025

Inventor(s)

LEE; Hyung-Min et al.

SINGLE-INPUT MULTI-OUTPUT RESONANT REGULATING RECTIFIER

Abstract

Disclosed herein is a single-input multi-output resonant regulating rectifier. The single-input multi-output resonant regulating rectifier may include: a conversion circuit unit converting a wireless power alternating current (AC) signal into half-cycle input signals $V_{sub.INN}$ and $V_{sub.INP}$; and an output generation circuit unit generating a plurality of outputs within a half cycle by generating a plurality of gate signals in a plurality of different regions within each half cycle based on the half-cycle input signal $V_{sub.INN}$ input through the conversion circuit unit.

Inventors: LEE; Hyung-Min (Seoul, KR), LEE; Hyun-Su (Seoul, KR)

Applicant: KOREA UNIVERSITY RESEARCH AND BUSINESS FOUNDATION (Seoul, KR)

Family ID: 1000008393390

Appl. No.: 19/014105

Filed: January 08, 2025

Foreign Application Priority Data

KR

10-2024-0032569

Mar. 07, 2024

Publication Classification

Int. Cl.: H02M7/23 (20060101); H02J50/12 (20160101); H02M1/08 (20060101); H02M1/14 (20060101)

U.S. Cl.:

CPC H02M7/23 (20130101); H02J50/12 (20160201); H02M1/08 (20130101); H02M1/14 (20130101);

Background/Summary

CROSS-REFERENCE TO RELATED APPLICATION

[0001] This application claims the benefit of priority under 35 U.S.C. § 119 (a) to Korean Patent Application No. 10-2024-0032569, filed on Mar. 7, 2024, the entire contents of which is incorporated herein by reference.

BACKGROUND

(a) Technical Field

[0002] The present disclosure relates to a single-input multi-output resonant regulating rectifier.

(b) Background Art

[0003] Instead of a technology for supplying power to electronic devices through wires, a technology for supplying power through wireless power transfer (WPT) has emerged. A WPT system transmits and receives power through changes in magnetic field of coils at a transmitting end and a receive end. The receive end is composed of an alternating current (AC)-direct current (DC) rectifier and a DC-DC converter in a two-stage structure (see FIG. 1).

[0004] The AC-DC rectifier converts an AC voltage $V_{\text{sub.INN}}$ into a DC voltage $V_{\text{sub.REC}}$. In this case, $V_{\text{sub.REC}}$ is not set to a targeted voltage value through feedback, but changes depending on a distance between the coils, an angle, and a load $R_{\text{sub.L}}$. For this reason, a DC-DC converter is essentially required behind the AC-DC rectifier. Such a DC-DC converter converts an unstable DC voltage $V_{\text{sub.REC}}$ into a stable DC voltage $V_{\text{sub.REG}}$ through feedback. In addition, such a DC voltage $V_{\text{sub.REG}}$ may be adjusted according to a consumer/designer's goal, and it hardly changes depending on the distance between the coils, the angle, and the load $R_{\text{sub.L}}$.

[0005] A system having such a two-stage structure has several disadvantages. Among them, a first disadvantage is that power conversion efficiency is low and a voltage conversion rate is low due to two structures. In addition, there is a disadvantage that a chip size is great due to the two-stage structure.

[0006] In order to solve such problems, a resonant regulating rectifier in which a two-stage structure is reduced to a one-stage structure has been proposed (see FIG. 2). In order to convert an AC voltage into a stable and targeted DC voltage with a one-stage structure, voltage pulse width modulation (PWM) has been applied as illustrated in FIG. 3.

[0007] FIG. 4 is a diagram illustrating three one-stage structures according to the related art. In FIG. 4, $V_{\text{sub.REG1}}$ represents a high voltage, and $V_{\text{sub.REG2}}$ represents a low voltage. A first structure of FIG. 4 is a method of generating a dual output by bundling several outputs, and a second structure of FIG. 4 is a method of generating one output when a cycle is +cycle and the other output when a cycle is a-cycle. A third structure of FIG. 4 is a method of using an intermediate voltage required to generate a high voltage (first output) in a voltage doubler structure as a second output.

[0008] Such a related art has a disadvantage that efficiency is low when generating the low voltage $V_{\text{sub.REG2}}$ because $V_{\text{sub.SG}}$ of $P_{\text{sub.4}}$ is small, it is difficult for a comparator to find a point in time where $V_{\text{sub.INN}}$ and $V_{\text{sub.REG2}}$ coincide with each other when generating the low voltage

V.sub.REG2, an output voltage ripple is great, maximum output power is small, and the number of outputs is small.

SUMMARY OF THE DISCLOSURE

[0009] The present disclosure is to provide a single-input multi-output resonant regulating rectifier.

[0010] In addition, the present disclosure is to provide a single-input multi-output resonant regulating rectifier capable of generating three outputs within a half cycle.

[0011] Further, the present disclosure is to provide a single-input multi-output resonant regulating rectifier having a low output voltage ripple and high maximum output power, and capable of selecting a multiple output mode.

[0012] Furthermore, the present disclosure is to provide a single-input multi-output resonant regulating rectifier capable of being applied to medical system on chips (SoCs) or artificial retinas requiring dynamic voltage scaling through three output modes.

[0013] According to an aspect of the present disclosure, there is provided a single-input multi-output resonant regulating rectifier.

[0014] According to an embodiment of the present disclosure, the single-input multi-output resonant regulating rectifier may include: a conversion circuit unit converting a wireless power alternating current (AC) signal into half-cycle input signals V.sub.INN and V.sub.INP; and an output generation circuit unit generating a plurality of outputs within a half cycle by generating a plurality of gate signals in a plurality of different regions within each half cycle based on the half-cycle input signal V.sub.INN input through the conversion circuit unit.

[0015] The conversion circuit unit may include: a resonant circuit unit L.sub.2C.sub.2 receiving the wireless power AC signal; and a pair of transistors N.sub.1 and N.sub.2 connected to the resonant circuit unit L.sub.2C.sub.2 in parallel and cross-coupled, wherein the pair of transistors N.sub.1 and N.sub.2 cross-coupled may convert the wireless power AC signal input through the resonant circuit unit L.sub.2C.sub.2 into the half-cycle input signals V.sub.INN and V.sub.INP.

[0016] The output generation circuit unit may include: a first output circuit unit generating a first reference signal V.sub.REF,PL using a signal output through the conversion circuit unit in a first region, and generating a first gate signal V.sub.G,PL using the half-cycle input signal V.sub.INN and the first reference signal V.sub.REF,PL; a second output circuit unit generating a second reference signal V.sub.REF,PC using a signal output through the conversion circuit unit in a second region, and generating a second gate signal V.sub.G,PC using the half-cycle input signal VIN and the second reference signal V.sub.REF,PC; and a third output circuit unit generating a third reference signal V.sub.REF,PR using a signal output through the conversion circuit unit in a third region, and generating a third gate signal V.sub.G,PR using the half-cycle input signal V.sub.INN and the third reference signal V.sub.REF,PR.

[0017] The second region is a peak center region of the half cycle, the first region is any region on a left side of the peak center region, and the third region is any region on a right side of the peak center region.

[0018] Each of the first, second, and third output circuit units may include: a transistor; a reference signal generation unit receiving a signal output from the conversion circuit unit through the transistor and generating a target reference signal; and a total comparator generating a target gate signal using the half-cycle input signal V.sub.INN and the target reference signal, wherein the target gate signal may adjust the target reference signal to be equal to a target voltage, a source of the transistor may be connected to the conversion circuit unit and receive the half-cycle input signal V.sub.INN, a gate of the transistor may be connected to an output terminal of the total comparator, and a drain of the transistor may be connected to an output terminal of the reference signal generation unit, the target reference signal may be any one of the first reference signal V.sub.REF,PL the second reference signal V.sub.REF,PC, and the third reference signal V.sub.REF,PR, and the target gate signal may be any one of the first gate signal V.sub.G,PL, the second gate signal V.sub.G,PC, and the third gate signal V.sub.G,PC.

[0019] The total comparator included in the first output circuit unit may include: a comparator sensing a first point in time at which the half-cycle input signal $V_{sub.INN}$ and the first reference signal become equal to each other and outputting a comparator output signal $V_{sub.CMP,PL}$; a pulse width modulation (PWM) controller comparing the first reference signal $V_{sub.REF,PL}$ with a target voltage $V_{sub.TG,PL}$ to determine a delay of the comparator output signal $V_{sub.CMP,PL}$, determining a second point in time $t_{sub.P,PL}$ of the first gate signal $V_{sub.G,PL}$, and adjusting the first reference signal $V_{sub.REF,PL}$ to match with the target voltage $V_{sub.TG,PL}$; and a driving circuit unit outputting a first gate signal that falls at the first point in time $t_{sub.S,PL}$ and rises at the second point in time $t_{sub.S,PL}$.

[0020] The total comparator included in the second output circuit unit may include: a comparator sensing each of a third point in time $t_{sub.S,PC}$ and a fourth point in time $t_{sub.E,PC}$ at which the half-cycle input signal $V_{sub.INN}$ and the second reference signal $V_{sub.REF,PC}$ become equal to each other and generating a comparator output signal $V_{sub.CMP,PC}$, the comparator output signal $V_{sub.CMP,PC}$ falling at the third point in time $t_{sub.S,PC}$ and rising at the fourth point in time $t_{sub.E,PC}$; a PWM controller comparing the second reference signal $V_{sub.REF,PC}$ with a target voltage $V_{sub.TG,PC}$ to determine a delay of the comparator output signal $V_{sub.CMP,PC}$, determining a fifth point in time $t_{sub.P,PC}$ for matching the second reference signal $V_{sub.REF,PC}$ with the target voltage $V_{sub.TG,PC}$, and generating an output signal $V_{sub.P,PC}$ that falls at the fifth point in time $t_{sub.P,PC}$; and a driving circuit unit receiving the comparator output signal $V_{sub.CMP,PC}$ and the output signal $V_{sub.P,PC}$ of the PWM controller and generating a second gate signal $V_{sub.G,PC}$ that falls at the third point in time $t_{sub.S,PL}$ and rises at the fifth point in time $t_{sub.P,PC}$.

[0021] The total comparator included in the third output circuit unit may include: a comparator sensing a sixth point in time $t_{sub.E,PR}$ at which the half-cycle input signal $V_{sub.INN}$ and the third reference signal $V_{sub.REF,PR}$ become equal to each other and generating a comparator output signal $V_{sub.CMP,PR}$; a PWM controller comparing the third reference signal $V_{sub.REF,PR}$ with a target voltage $V_{sub.TG,PR}$ to determine a delay of the comparator output signal $V_{sub.CMP,PC}$, determining a seventh point in time $t_{sub.P,PR}$ at which the third gate signal $V_{sub.G,PR}$ falls, and generating an output signal $V_{sub.P,PR}$ adjusting the third reference signal $V_{sub.REF,PR}$ to match with the target voltage $V_{sub.TG,PR}$; and a driving circuit unit generating a third gate signal $V_{sub.G,PR}$ that falls at the seventh point in time $t_{sub.P,PR}$ and rises at the sixth point in time $t_{sub.E,PR}$.

[0022] The PWM controller may include: an OTA circuit unit receiving the third reference signal $V_{sub.REF,PR}$ and the target voltage $V_{sub.TG,PR}$ and generating an output current signal $V_{sub.OTA}$; a multiplexer $M_{sub.5}$ receiving a threshold voltage and the output current signal $V_{sub.OTA}$ of the OTA circuit unit and then outputting any one of the threshold voltage and the output current signal $V_{sub.OTA}$; a bias determination circuit unit $N_{sub.17}$ having a gate connected to an output of the multiplexer $M_{sub.5}$, and determining a bias current by setting a bias by the output current signal $V_{sub.OTA}$ output through the multiplexer $M_{sub.5}$; and a current control pulse delay circuit unit delaying the comparator output signal $V_{sub.CMP,PR}$ based on the bias current to generate the output signal $V_{sub.P,PR}$ adjusting the third reference signal $V_{sub.REF,PR}$ to match with the target voltage $V_{sub.TG,PR}$, wherein the output current signal $V_{sub.OTA}$ may increase when the third reference signal $V_{sub.REF,PR}$ exceeds the target voltage $V_{sub.TG,PR}$.

[0023] When a selection signal $S_{sub.PR,PRES}$ of the multiplexer $M_{sub.5}$ is "0", the bias determination circuit unit $N_{sub.17}$ may be biased to the threshold voltage higher than a cut-off mode.

[0024] The driving circuit unit may include a negative threshold gate driving circuit unit setting the third gate signal $V_{sub.G,PR}$ to a negative threshold voltage $-V_{sub.TH}$ by charging a capacitor $C_{sub.3}$ to a threshold voltage $V_{sub.TH}$ through a charging path according to the second reference

signal V.sub.REF_PC when the third gate signal V.sub.G,PR rises and discharging the capacitor C.sub.3 through a discharging path when the third gate signal V.sub.G,PR falls, in generating the third gate signal V.sub.G,PR that falls at the seventh point in time t.sub.P,PR and rises at the sixth point in time t.sub.E,PR.

[0025] The third output circuit unit may set a point where the half-cycle input signal V.sub.INN input through the conversion circuit unit coincides with the third reference signal V.sub.REF,PR while decreasing as a reference starting point, and then adjust a gate width length in a left direction to generate a third gate signal V.sub.G,PR.

[0026] The total comparator included in the third output circuit unit may further include a bridge circuit unit having an SR latch circuit unit, and receiving the comparator output signal V.sub.CMP,PR at an R-input terminal and receiving an end protection control signal at an S-input terminal and then generating an output signal V.sub.Q,PR that falls at the end protection signal and rises at the seventh point in time, and the PWM controller may delay the output signal V.sub.Q,PR of the bridge circuit unit to generate the output signal V.sub.P,PR that falls at the seventh point in time.

[0027] The PWM controller may receive the third reference signal V.sub.REF,PR through a positive input terminal and the target voltage V.sub.TG,PR through a negative input terminal in a crossed structure.

[0028] By providing the single-input multi-output resonant regulating rectifier according to an embodiment of the present disclosure, three outputs may be generated within the half cycle.

[0029] In addition, the present disclosure may have a low output voltage ripple and high maximum output power, may be capable of selecting a multiple output mode, and may be applied to medical system on chips (SoCs) or artificial retinas requiring dynamic voltage scaling through three output modes.

[0030] In addition, the present disclosure may lower a gate voltage to $-V_{th}$ when generating a low output voltage, and accordingly, allow a system to have high efficiency when generating three outputs.

Description

BRIEF DESCRIPTION OF DRAWINGS

[0031] FIGS. 1 to 4 are diagrams illustrated for describing resonant regulating rectifiers according to the related art.

[0032] FIG. 5 is a diagram illustrating a structure of a single-input multi-output resonant regulating rectifier according to an embodiment of the present disclosure.

[0033] FIG. 6 is a detailed circuit diagram of a first total comparator according to an embodiment of the present disclosure.

[0034] FIG. 7 is a detailed circuit diagram of a second total comparator according to an embodiment of the present disclosure.

[0035] FIG. 8 is a detailed circuit diagram of a third total comparator according to an embodiment of the present disclosure.

[0036] FIG. 9 is a detailed circuit diagram of a pulse width modulation (PWM) controller according to an embodiment of the present disclosure.

[0037] FIGS. 10 and 11 are diagrams illustrated for describing reverse control according to an embodiment of the present disclosure.

[0038] FIG. 12 is a detailed circuit diagram of a driving circuit unit and a bridge circuit unit according to an embodiment of the present disclosure.

[0039] FIG. 13 is a detailed circuit diagram of a negative threshold gate driving circuit unit according to an embodiment of the present disclosure.

DETAILED DESCRIPTION

[0040] Singular forms as used in this specification include plural forms unless the context clearly indicates otherwise. The term “composed of”, “include”, or the like, as used herein is not to be construed as necessarily including all of several components or several steps described herein, and it is to be construed that some of these components or steps may not be included or additional components or steps may be further included. In addition, the terms “. . . unit”, “module”, and the like, as used herein refer to a processing unit of at least one function or operation and may be implemented as hardware or software or a combination of hardware and software.

[0041] Hereinafter, embodiments of the present disclosure will be described in detail with reference to the accompanying drawings.

[0042] FIG. 5 is a diagram illustrating a structure of a single-input multi-output resonant regulating rectifier according to an embodiment of the present disclosure.

[0043] Referring to FIG. 5, the single-input multi-output resonant regulating rectifier according to an embodiment of the present disclosure is configured to include a conversion circuit unit **510** and an output generation circuit unit **520**.

[0044] The conversion circuit unit **510** is configured to include a resonant circuit unit L.sub.2C.sub.2 and a pair of transistors N.sub.1 and N.sub.2 connected to the resonant circuit unit L.sub.2C.sub.2 in parallel and cross-coupled.

[0045] Wireless power AC transmitted from a transmitting end may be input to the resonant circuit unit L.sub.2C.sub.2. Accordingly, when the wireless power AC is input to the resonant circuit unit L.sub.2C.sub.2, the wireless power AC may be converted into half-cycle input signals V.sub.INN and V.sub.INP by the pair of transistors N.sub.1 and N.sub.2 connected to the resonant circuit unit L.sub.2C.sub.2 in parallel and cross-coupled.

[0046] When the wireless power AC is input to the conversion circuit unit **510**, the conversion circuit unit **510** may convert the wireless power AC into a half-cycle input signal V.sub.INN and output the half-cycle input signal V.sub.INN, and the half-cycle input signal V.sub.INN may be converted as illustrated in FIG. 5 according to the wireless power AC.

[0047] The single-input multi-output resonant regulating rectifier according to an embodiment of the present disclosure may generate three output signals within a half-cycle input signal as illustrated in FIG. 6.

[0048] To this end, the single-input multi-output resonant regulating rectifier may generate three outputs by generating gate signals at three preset points within a half cycle in order to generate three outputs within the half-cycle input signal.

[0049] According to an embodiment of the present disclosure, the single-input multi-output resonant regulating rectifier may generate three outputs within the half cycle by generating gate signals in a peak center region (hereinafter referred to as a PC region), a left region (hereinafter referred to as a PL region) of the peak center region, and a right region (hereinafter referred to as a PR region) of the peak center region in the half-cycle input signal V.sub.INN.

[0050] The output generation circuit unit **520** is a signal generation circuit unit for generating a plurality of gate signals in a plurality of different regions (i.e., the PL region, the PC region, and the PR region) within the half cycle based on the half-cycle input signal V.sub.INN input through the conversion circuit unit **510**.

[0051] That is, the output generation circuit unit **520** according to an embodiment of the present disclosure may generate three gate signals within the half cycle to generate three outputs. This will be more clearly understood by the following description.

[0052] The output generation circuit unit **520** is configured to include a first output circuit unit **522**, a second output circuit unit **524**, and a third output circuit unit **526**.

[0053] The first output circuit unit **522** is a means for generating a first reference signal V.sub.REF,PL using a signal input through the resonant circuit unit L.sub.2C.sub.2 in the PL region (a first region) and generating a first gate signal V.sub.G,PL using the half-cycle input signal

V.sub.INN and the first reference signal V.sub.REF,PL.

[0054] The first output circuit unit **522** is configured to include a first signal generation circuit unit P.sub.PL and a first total comparator **522a**.

[0055] The first signal generation circuit unit PPI may generate a first reference signal V.sub.REF,PL by transferring power input through the resonant circuit unit L.sub.2C.sub.2 in the PL region of the half-cycle input signal V.sub.INN to a first reference signal generation circuit unit C.sub.L1R.sub.L1.

[0056] Here, the first signal generation circuit unit P.sub.PL may be implemented as a P-channel metal oxide semiconductor (PMOS). That is, a source of the first signal generation circuit unit P.sub.PL may be connected to one component of the conversion circuit unit to receive an output from the resonant circuit unit L.sub.2C.sub.2, and a gate of the first signal generation circuit unit PPI may be connected to an output terminal of the first total comparator **522a** to receive the first gate signal V.sub.G,PL. In addition, a drain of the first signal generation circuit unit PPI, may be connected to one end of the first reference signal generation circuit unit C.sub.L1R.sub.L1.

[0057] The first total comparator **522a** may generate the first gate signal V.sub.G,PL based on the half-cycle input signal V.sub.INN transferred from the conversion circuit unit **510** and the first reference signal fed back from the first reference signal generation circuit unit C.sub.L1R.sub.L1. The first gate signal V.sub.G,PL may adjust the first reference signal V.sub.REF,PL to be equal to a target voltage V.sub.TG,PL.

[0058] The first total comparator **522a** may sense a first point in time t.sub.S,PL at which the half-cycle input signal V.sub.INN and the first reference signal V.sub.REF,PL become equal to each other, determine a second point in time t.sub.P,PL so that the first reference signal V.sub.REF,PL coincides with the target voltage V.sub.TG,PL, and output the first gate signal V.sub.G,PL that falls at the first point in time t.sub.S,PL and rises at the second point in time t.sub.P,PL.

[0059] Even though t.sub.S,PL is described as the first point in time in a context in the present specification, the first point in time may generate a first synchronization signal. Accordingly, even though t.sub.S,PL is described as the first point in time in the context, it should be widely construed to include the first synchronization signal, and this should also be widely construed at each point in time.

[0060] A detailed circuit diagram of the first total comparator **522a** is illustrated in FIG. 6.

[0061] Referring to FIG. 6, the first total comparator **522a** is configured to include a comparator **610**, a pulse width modulation (PWM) controller **620**, and a driving circuit unit **630**.

[0062] The comparator **610** may sense the first point in time t.sub.S,PL at which the half-cycle input signal V.sub.INN and the fed-back first reference signal V.sub.REF,PL become equal to each other, and output a comparator output signal V.sub.CMP,PL. That is, the comparator output signal V.sub.CMP,PL, which is an output of the comparator **610**, may fall at the first point in time t.sub.S,PL, and the first point in time t.sub.S,PL at which the half-cycle input signal V.sub.INN and the first reference signal V.sub.REF,PL become equal to each other may be accurately sensed by applying an offset-controlled front (TCAS-1, 2011) technology.

[0063] The PWM controller **620** may compare the first reference signal V.sub.REF,PL with the target voltage V.sub.TG,PL to determine a delay of the comparator output signal V.sub.CMP,PL, and generate an output V.sub.P,PL that falls at a second point in time t.sub.P,PL.

[0064] The driving circuit unit **630** may receive the output V.sub.P,PL of the PWM controller **620** and the output (comparator output signal V.sub.CMP,PL) of the comparator **610** and generate the first gate signal V.sub.G,PL that falls at a first point in time t.sub.S,PL and rises at a second point in time t.sub.P,PL.

[0065] In addition, the driving circuit unit **630** includes a negative threshold gate driving circuit unit NTGD. The first gate signal V.sub.G,PL may be set to a negative threshold voltage $-V_{sub.TH}$ instead of a ground GND by using the negative threshold gate driving circuit unit NTGD. This will be described in more detail below.

[0066] As described above, in the first output circuit unit **522**, the first reference signal $V_{sub.REF,PL}$ may be adjusted to be equal to the target voltage $V_{sub.TG,PL}$ through a feedback path composed of the comparator **610**, the PWM controller **620**, and the driving circuit unit **630**.
[0067] The second output circuit unit **524** is a means for generating an output signal in a second region (PC region) of the half-cycle input signal $V_{sub.INN}$.

[0068] The second output circuit unit **524** may generate a second reference signal $V_{sub.REF,PC}$ using a signal output through the conversion circuit unit **510**, and may generate a second gate signal $V_{sub.G,PC}$ using the half-cycle input signal $V_{sub.INN}$ and the second reference signal $V_{sub.REF,PC}$.

[0069] This will be described in more detail.

[0070] The second output circuit unit **524** is configured to include a second signal generation circuit unit $P_{sub.PC}$ and a second total comparator **524a**.

[0071] The second signal generation circuit unit $P_{sub.PC}$ may generate a second reference signal $V_{sub.REF,PC}$ by transferring power input through the resonant circuit unit $L_{sub.2C.sub.2}$ in the PC region of the half-cycle input signal $V_{sub.INN}$ to a second reference signal generation circuit unit $C_{sub.L2R.sub.L2}$.

[0072] The second total comparator **524a** may generate the second gate signal $V_{sub.G,PC}$ based on the half-cycle input signal $V_{sub.INN}$ transferred from the conversion circuit unit **510** and the second reference signal $V_{sub.REF,PC}$ fed back from the second reference signal generation circuit unit $C_{sub.L2R.sub.L2}$. The second gate signal $V_{sub.G,PC}$ may adjust a target voltage $V_{sub.TG,PC}$ to be equal to the second reference signal $V_{sub.REF,PC}$.

[0073] A detailed circuit diagram of the second total comparator **524a** is illustrated in FIG. 7.

[0074] Referring to FIG. 7, the second total comparator **524a** is configured to include a comparator **710**, a PWM controller **720**, and a driving circuit unit **730**.

[0075] The comparator **710** may receive the second reference signal $V_{sub.REF,PC}$ at a first input terminal (+ terminal), receive the half-cycle input signal $V_{sub.INN}$ at a second input terminal (– terminal), and may then sense a third point in time $t_{sub.S,PC}$ and a fourth point in time $t_{sub.E,PC}$ at which the half-cycle input signal $V_{sub.INN}$ becomes identical to the second reference signal $V_{sub.REF,PC}$.

[0076] An output signal $V_{sub.CMP,PC}$ of the comparator **710** may fall at the third point in time $t_{sub.S,PC}$ and rise at the fourth point in time $t_{sub.E,PC}$.

[0077] The PWM controller **720** may receive the second reference signal $V_{sub.REF,PC}$, the target voltage $V_{sub.TG,PC}$, and the comparator output signal $V_{sub.CMP,PC}$, and then may compare the second reference signal $V_{sub.REF,PC}$ with the target voltage $V_{sub.TG,PC}$ to determine a delay of the comparator output signal $V_{sub.CMP,PC}$ and generate an output $V_{sub.P,PC}$ that falls at a fifth point in time $t_{sub.P,PL}$.

[0078] The driving circuit unit **730** may receive the comparator output signal $V_{sub.CMP,PC}$ and the output $V_{sub.P,PC}$ of the PWM controller **720**, and then generate the second gate signal $V_{sub.G,PC}$ that falls at a third point in time $t_{sub.S,PC}$ and rises at a fifth point in time $t_{sub.P,PL}$.

[0079] In addition, the driving circuit unit **730** may limit the fifth point in time $t_{sub.P,PL}$ to the fourth point in time $t_{sub.E,PC}$, generate a first end-protection signal $V_{sub.E,PL}$ rising at the third point in time $t_{sub.S,PC}$, and generate a second end-protection signal $V_{sub.S,PR}$ rising at the fourth point in time $t_{sub.E,PC}$.

[0080] Here, the first end-protection signal $V_{sub.E,PL}$ may operate as an end point protection signal of the first total comparator **522a**, and the second end-protection signal $V_{sub.S,PR}$ may operate as an end point protection signal of the third total comparator **526a**. Through this, the second reference signal $V_{sub.REF,PC}$ may be regulated to the target voltage $V_{sub.TG,PC}$.

[0081] The third output circuit unit **526** is a means for generating an output in the PR region (third region).

[0082] That is, the third output circuit unit **526** may generate a third reference signal $V_{sub.REF,PR}$

using a signal output through the conversion circuit unit **510** in the third region, and may generate a third gate signal $V_{sub.G,PR}$ using the half-cycle input signal $V_{sub.INN}$ and the third reference signal $V_{sub.REF,PR}$.

[0083] The third output circuit unit **526** is configured to include a third signal generation circuit unit $P_{sub.PR}$ and a third total comparator **526a**.

[0084] The third signal generation circuit unit $P_{sub.PR}$ may generate a third reference signal $V_{sub.REG,PR}$ by transferring power input through the resonant circuit unit $L_{sub.2C.sub.2}$ in the PR region of the half-cycle input signal $V_{sub.INN}$ to a third reference signal generation circuit unit $C_{sub.L3R.sub.L3}$.

[0085] The third total comparator **526a** may generate the third gate signal $V_{sub.G,PR}$ based on the half-cycle input signal $V_{sub.INN}$ transferred from the conversion circuit unit **510** and the third reference signal $V_{sub.REF,PR}$ fed back from the third reference signal generation circuit unit $C_{sub.L3R.sub.L3}$. The third gate signal $V_{sub.G,PR}$ may adjust the third reference signal $V_{sub.REF,PR}$ to be equal to a target voltage $V_{sub.TG,PR}$.

[0086] More specifically, as illustrated in FIG. **8**, the third total comparator **526a** is configured to include a comparator **810**, a PWM controller **820**, and a driving circuit unit **830**.

[0087] The comparator **810** may receive the third reference signal $V_{sub.REF,PR}$ and the half-cycle input signal $V_{sub.INN}$, and then widely and accurately sense a rise time of the third gate signal $V_{sub.G,PR}$. To this end, the comparator **810** may sense a sixth point in time $t_{sub.E,PR}$ at which the half-cycle input signal $V_{sub.INN}$ and the third reference signal $V_{sub.REF,PR}$ become equal to each other, and generate a comparator output signal $V_{sub.CMP,PR}$.

[0088] The PWM controller **820** may compare the third reference signal $V_{sub.REF,PR}$ with the target voltage $V_{sub.TG,PR}$ to determine a delay of the comparator output signal $V_{sub.CMP,PR}$, determine a seventh point in time $t_{sub.P,PR}$ at which the third gate signal $V_{sub.G,PR}$ falls, and generate an output signal $V_{sub.P,PR}$ adjusting the third reference signal $V_{sub.REF,PR}$ to match with the target voltage $V_{sub.TG,PR}$. Here, the seventh point in time $t_{sub.P,PR}$ may be limited by the fourth point in time $t_{sub.E,PC}$ (more specifically, the second end-protection signal $V_{sub.S,PR}$) provided from the second total comparator **524a**.

[0089] In addition, the PWM controller **820** may receive the target voltage $V_{sub.TG,PR}$ and the third reference signal $V_{sub.REF,PR}$ input in a crossed structure compared to the first total comparator **522a** and the second total comparator **524a** in order to implement reverse control.

[0090] For example, a comparator **610** inside the PWM controller **620** of the first total comparator **522a** may receive the target voltage $V_{sub.TG,PL}$ at a + input terminal, and receive the third reference signal $V_{sub.REF,PR}$ at a - input terminal. On the other hand, a comparator **810** inside the PWM controller **820** may receive the target voltage $V_{sub.TG,PR}$ at a - input terminal and the third reference signal $V_{sub.REF,PR}$ at a + input terminal in a crossed structure in order to implement the reverse control.

[0091] A detailed circuit diagram of the PWM controller **820** is illustrated in FIG. **9**.

[0092] Referring to FIG. **9**, an operation of the PWM controller **820** will be described in more detail.

[0093] The PWM controller **820** may determine the seventh point in time $t_{sub.P,PR}$, which is a pulse width falling point in time of the third gate signal $V_{sub.G,PR}$, and adjust the third reference signal $V_{sub.REF,PR}$ to match with the target voltage $V_{sub.TG,PR}$.

[0094] Referring to FIG. **9**, the PWM controller **820** is configured to include an OTA circuit unit **910** and a current control delay circuit unit **920**.

[0095] The OTA circuit unit **910** receives the target voltage $V_{sub.TG,PR}$ and the third reference signal $V_{sub.REF,PR}$ using a transistor $P_{sub.16}$ and a transistor $P_{sub.17}$ and generates an output $V_{sub.OTA}$. As illustrated in FIG. **10**, unlike the PWM controller **620** and the PWM controller **720** of the first and second total comparators **522a** and **524a**, the target voltage $V_{sub.TG,PR}$ and the third reference signal $V_{sub.REF,PR}$ may be cross-connected in order to implement the reverse

control. For this reason, when the third reference signal V.sub.REF,PR exceeds the target voltage V.sub.TG,PR, the output V.sub.OTA of the OTA circuit unit **910** increases.

[0096] The output V.sub.OTA of the OTA circuit unit **910** is input to a multiplexer M.sub.5 inside the current control delay circuit unit **920**. An output terminal V.sub.CC,PR of the multiplexer M.sub.5 is connected to a gate of the transistor N.sub.17. For this reason, when a selection signal S.sub.PR,PRE of the multiplexer M.sub.5 is 1, a bias of the gate of the transistor N.sub.17 may be set by the output V.sub.OTA of the OTA circuit unit **910** to determine a bias current of the current control delay circuit unit **920** and adjust the third reference signal V.sub.REF,PR to match with the target voltage V.sub.TG,PR.

[0097] In addition, the current control delay circuit unit **920** may delay an output signal V.sub.Q,PR of a bridge circuit unit **840** to generate an output V.sub.P,PR that falls at the seventh point in time t.sub.P,PR.

[0098] The fourth point in time t.sub.E,PC, which is a falling point in time of the output signal V.sub.Q,PR of the bridge circuit unit **840**, more specifically, the second end-protection signal V.sub.S,PR may be delayed to the seventh point in time t.sub.P,PR, which is a falling point in time of an output signal V.sub.P,PR of the current control delay circuit unit **920** (see FIG. 10).

[0099] The driving circuit unit **830** may generate the third gate signal V.sub.G,PR that falls at the seventh point in time t.sub.P,PR and rises at the sixth point in time t.sub.E,PR.

[0100] That is, the third total comparator **526a** may implement the reverse control in a manner of delaying the fourth point in time t.sub.E,PC to the seventh point in time t.sub.P,PR and subtracting the fourth point in time t.sub.E,PC from the seventh point in time t.sub.P,PR.

[0101] This will be described in more detail with reference to FIG. 11.

[0102] As illustrated in FIG. 11, when forward control is implemented in the third total comparator **526a**, the PWM controller **820** determines a width of the third gate signal V.sub.G,PR from the fourth point in time t.sub.E,PC. However, this has a disadvantage that high conduction loss is caused in the third signal generation circuit unit P.sub.PR due to a great difference between the half-cycle input signal V.sub.INN and the third reference signal V.sub.REF,PR, which results in a decrease in power conversion efficiency (PCE).

[0103] However, as in an embodiment of the present disclosure, through the reverse control, the PWM controller **820** may determine a width of the third reference signal V.sub.REF,PR from the sixth point in time t.sub.E,PR and reduce a gap between the half-cycle input signal V.sub.INN and the third reference signal V.sub.REF,PR to increase the power conversion efficiency.

[0104] In addition, the third total comparator **526a** may bias the transistor N.sub.17 to be slightly higher than a cut-off mode by setting an output signal V.sub.CC,PR of the multiplexer M.sub.5 to a threshold voltage V.sub.TH when the selection signal S.sub.PR,PRE of the multiplexer M.sub.5 is 0. For this reason, when the selection signal S.sub.PR,PRE of the multiplexer M.sub.5 changes to 1, the S.sub.PR,PRE of the multiplexer M.sub.5 may be smoothly switched in a process of changing to the output signal V.sub.OTA of the OTA circuit unit **910**.

[0105] The driving circuit unit **830** also requires cross-connection in order to implement reverse control. The driving circuit unit **830** generate the third gate signal V.sub.G,PR that falls at the seventh point in time t.sub.P,PR and rises at the sixth point in time t.sub.E,PR.

[0106] The driving circuit unit **830** may have a negative threshold gate driving circuit unit NTGD, and the third gate signal V.sub.G,PR may be lowered below a negative threshold voltage $-V_{sub.TH}$ by the negative threshold gate driving circuit unit NTGD.

[0107] Referring to FIG. 13, when an initial gate signal (e.g., V.sub.G,PR) rises, an output line of the third gate signal V.sub.G,PR may be connected to an input line of the second reference signal V.sub.REG,PC as represented by reference number **1310**. For this reason, a transistor P.sub.PR may be set to a turn-off state.

[0108] An input terminal of the second reference signal V.sub.REF,PC is connected to a source terminal of a transistor P.sub.18, the transistor P.sub.18 is turned on by the second reference signal

V.sub.REF,PC, the second reference signal V.sub.REF,PC is transferred to a first diode D.sub.1 through a V.sub.INV contact node connected to a drain terminal of the transistor P.sub.18, a transistor P.sub.21 having a source terminal connected to an output terminal of the first diode D.sub.1 is turned on, and the second reference signal V.sub.REF,PC is transferred to a ground through a resistor R.sub.1 having one end connected to a VNEG contact node through a drain terminal of the transistor P.sub.21.

[0109] In addition, a threshold voltage V.sub.TH of the first diode D.sub.1 is copied from the V.sub.INV contact node to a capacitor C.sub.3 connected to the first diode D.sub.1 in parallel, such that the capacitor C.sub.3 is charged to a threshold voltage level.

[0110] In other words, when the initial third gate signal V.sub.G,PR rises, the second reference signal V.sub.REF,PC flows to a ground through a first path to the transistor P.sub.18, the first diode D.sub.1, the transistor P.sub.21, and the resistor R.sub.1, and through this process, the capacitor C.sub.3 connected to the first diode D.sub.1 in parallel is charged to the threshold voltage V.sub.TH level.

[0111] On the other hand, when the third gate signal V.sub.G,PR falls, the transistor P.sub.18 is turned off and the transistor P.sub.21 is also turned off, a transistor N.sub.18 is turned on, a transistor N.sub.21 to which the other end of the capacitor C.sub.3 is connected is turned on, and the capacitor C.sub.3 is discharged, such that the third gate signal V.sub.G,PR may be set to a negative threshold voltage -V.sub.TH.

[0112] In other words, when the third gate signal V.sub.G,PR falls, the capacitor C.sub.3 is discharged through a second path **1320** (see FIG. **13**) to the transistor N.sub.18, the capacitor C.sub.3, and the transistor N.sub.21, such that the third gate signal V.sub.G,PR may be set to a negative threshold voltage -V.sub.TH. Through this, the third gate signal V.sub.G,PR may be set between the second reference signal V.sub.REF,PC and the negative threshold voltage -V.sub.TH.

[0113] A feedback circuit unit of the third total comparator **526a** is composed of the comparator **810**, the PWM controller **820**, and the driving circuit unit **830**, through which the third reference signal V.sub.REF,PR may be adjusted to be equal to the target voltage V.sub.TG,PR.

[0114] A circuit diagram of the driving circuit unit **830** and a circuit diagram of the bridge circuit unit **840** are illustrated in FIG. **12**.

[0115] The bridge circuit unit **840** is composed of an SR latch circuit unit **840-1**. The SR latch circuit unit **840-1** may receive the comparator output signal V.sub.CMP,PR provided from the third total comparator **526a** at an R-input terminal, receive the second end-protection signal V.sub.S,PR provided from the second total comparator **524a** at an S-input terminal, and then may generate an output signal V.sub.Q,PR that falls at the fourth point in time t.sub.E,PC and rises at the seventh point in time t.sub.P,PR.

[0116] Subsequently, the output signal V.sub.Q,PR of the bridge circuit unit **840** may pass through the PWM controller **820** and be used to generate an output signal V.sub.P,PR of the PWM controller **820** that falls at the seventh point in time t.sub.P,PR.

[0117] The embodiments of the present disclosure have been mainly described hereinabove. It will be understood by those skilled in the art to which the present disclosure pertains that the present disclosure may be implemented in a modified form without departing from essential characteristics of the present disclosure. Therefore, the embodiments disclosed herein should be considered in an illustrative aspect rather than a restrictive aspect. The scope of the present disclosure should be defined by the claims rather than the above description, and all differences within the scope equivalent to the claims should be interpreted to fall within the present disclosure.

Claims

1. A single-input multi-output resonant regulating rectifier, comprising: a conversion circuit unit converting a wireless power alternating current (AC) signal into half-cycle input signals V.sub.INN

and V.sub.INP; and an output generation circuit unit generating a plurality of outputs within a half cycle by generating a plurality of gate signals in a plurality of different regions within each half cycle based on the half-cycle input signal V.sub.INN input through the conversion circuit unit.

2. The single-input multi-output resonant regulating rectifier of claim 1, wherein the conversion circuit unit includes: a resonant circuit unit L.sub.2C.sub.2 receiving the wireless power AC signal; and a pair of transistors N.sub.1 and N.sub.2 connected to the resonant circuit unit L.sub.2C.sub.2 in parallel and cross-coupled, wherein the pair of transistors N.sub.1 and N.sub.2 cross-coupled converts the wireless power AC signal input through the resonant circuit unit L.sub.2C.sub.2 into the half-cycle input signals V.sub.INN and V.sub.INP.

3. The single-input multi-output resonant regulating rectifier of claim 1, wherein the output generation circuit unit includes: a first output circuit unit generating a first reference signal V.sub.REF,PL using a signal output through the conversion circuit unit in a first region, and generating a first gate signal V.sub.G,PL using the half-cycle input signal V.sub.INN and the first reference signal V.sub.REF,PL; a second output circuit unit generating a second reference signal V.sub.REF,PC using a signal output through the conversion circuit unit in a second region, and generating a second gate signal V.sub.G,PC using the half-cycle input signal V.sub.INN and the second reference signal V.sub.REF,PC; and a third output circuit unit generating a third reference signal V.sub.REF,PR using a signal output through the conversion circuit unit in a third region, and generating a third gate signal V.sub.G,PR using the half-cycle input signal V.sub.INN and the third reference signal V.sub.REF,PR.

4. The single-input multi-output resonant regulating rectifier of claim 3, wherein the second region is a peak center region of the half cycle, the first region is any region on a left side of the peak center region, and the third region is any region on a right side of the peak center region.

5. The single-input multi-output resonant regulating rectifier of claim 3, wherein each of the first, second, and third output circuit units includes: a transistor; a reference signal generation unit receiving a signal output from the conversion circuit unit through the transistor and generating a target reference signal; and a total comparator generating a target gate signal using the half-cycle input signal V.sub.INN and the target reference signal, wherein the target gate signal adjusts the target reference signal to be equal to a target voltage, a source of the transistor is connected to the conversion circuit unit and receives the half-cycle input signal V.sub.INN, a gate of the transistor is connected to an output terminal of the total comparator, and a drain of the transistor is connected to an output terminal of the reference signal generation unit, the target reference signal is any one of the first reference signal V.sub.REF,PL, the second reference signal V.sub.REF,PC, and the third reference signal V.sub.REF,PR, and the target gate signal is any one of the first gate signal V.sub.G,PL, the second gate signal V.sub.G,PC, and the third gate signal V.sub.G,PC.

6. The single-input multi-output resonant regulating rectifier of claim 5, wherein the total comparator included in the first output circuit unit includes: a comparator sensing a first point in time at which the half-cycle input signal V.sub.INN and the first reference signal become equal to each other and outputting a comparator output signal V.sub.CMP,PL; a pulse width modulation (PWM) controller comparing the first reference signal V.sub.REF,PL with a target voltage V.sub.TG,PL to determine a delay of the comparator output signal V.sub.CMP,PL, determining a second point in time t.sub.P,PL of the first gate signal V.sub.G,PL, and adjusting the first reference signal V.sub.REF,PL to match with the target voltage V.sub.TG,PL; and a driving circuit unit outputting a first gate signal that falls at the first point in time t.sub.S,PL and rises at the second point in time t.sub.S,PL.

7. The single-input multi-output resonant regulating rectifier of claim 5, wherein the total comparator included in the second output circuit unit includes: a comparator sensing each of a third point in time t.sub.S,PC and a fourth point in time t.sub.E,PC at which the half-cycle input signal V.sub.INN and the second reference signal V.sub.REF,PC become equal to each other and generating a comparator output signal V.sub.CMP,PC, the comparator output signal V.sub.CMP,PC

falling at the third point in time $t_{sub.S,PC}$ and rising at the fourth point in time $t_{sub.E,PC}$; a PWM controller comparing the second reference signal $V_{sub.REF,PC}$ with a target voltage $V_{sub.TG,PC}$ to determine a delay of the comparator output signal $V_{sub.CMP,PC}$, determining a fifth point in time $t_{sub.P,PC}$ for matching the second reference signal $V_{sub.REF,PC}$ with the target voltage $V_{sub.TG,PC}$, and generating an output signal $V_{sub.P,PC}$ that falls at the fifth point in time $t_{sub.P,PC}$; and a driving circuit unit receiving the comparator output signal $V_{sub.CMP,PC}$ and the output signal $V_{sub.P,PC}$ of the PWM controller and generating a second gate signal $V_{sub.G,PC}$ that falls at the third point in time $t_{sub.S,PL}$ and rises at the fifth point in time $t_{sub.P,PC}$.

8. The single-input multi-output resonant regulating rectifier of claim 5, wherein the total comparator included in the third output circuit unit includes: a comparator sensing a sixth point in time $t_{sub.E,PR}$ at which the half-cycle input signal $V_{sub.INN}$ and the third reference signal $V_{sub.REF,PR}$ become equal to each other and generating a comparator output signal $V_{sub.CMP,PR}$; a PWM controller comparing the third reference signal $V_{sub.REF,PR}$ with a target voltage $V_{sub.TG,PR}$ to determine a delay of the comparator output signal $V_{sub.CMP,PC}$, determining a seventh point in time $t_{sub.P,PR}$ at which the third gate signal $V_{sub.G,PR}$ falls, and generating an output signal $V_{sub.P,PR}$ adjusting the third reference signal $V_{sub.REF,PR}$ to match with the target voltage $V_{sub.TG,PR}$; and a driving circuit unit generating a third gate signal $V_{sub.G,PR}$ that falls at the seventh point in time $t_{sub.P,PR}$ and rises at the sixth point in time $t_{sub.E,PR}$.

9. The single-input multi-output resonant regulating rectifier of claim 8, wherein the PWM controller includes: an OTA circuit unit receiving the third reference signal $V_{sub.REF,PR}$ and the target voltage $V_{sub.TG,PR}$ and generating an output current signal $V_{sub.OTA}$; a multiplexer $M_{sub.5}$ receiving a threshold voltage and the output current signal $V_{sub.OTA}$ of the OTA circuit unit and then outputting any one of the threshold voltage and the output current signal $V_{sub.OTA}$; a bias determination circuit unit $N_{sub.17}$ having a gate connected to an output of the multiplexer $M_{sub.5}$, and determining a bias current by setting a bias by the output current signal $V_{sub.OTA}$ output through the multiplexer $M_{sub.5}$; and a current control pulse delay circuit unit delaying the comparator output signal $V_{sub.CMP,PR}$ based on the bias current to generate the output signal $V_{sub.P,PR}$ adjusting the third reference signal $V_{sub.REF,PR}$ to match with the target voltage $V_{sub.TG,PR}$, wherein the output current signal $V_{sub.OTA}$ increases when the third reference signal $V_{sub.REF,PR}$ exceeds the target voltage $V_{sub.TG,PR}$.

10. The single-input multi-output resonant regulating rectifier of claim 9, wherein when a selection signal $S_{sub.PR,PRE}$ of the multiplexer $M_{sub.5}$ is "0", the bias determination circuit unit $N_{sub.17}$ is biased to the threshold voltage higher than a cut-off mode.

11. The single-input multi-output resonant regulating rectifier of claim 8, wherein the driving circuit unit includes a negative threshold gate driving circuit unit setting the third gate signal $V_{sub.G,PR}$ to a negative threshold voltage $-V_{sub.TH}$ by charging a capacitor $C_{sub.3}$ to a threshold voltage $V_{sub.TH}$ through a charging path according to the second reference signal $V_{sub.REF,PC}$ when the third gate signal $V_{sub.G,PR}$ rises and discharging the capacitor $C_{sub.3}$ through a discharging path when the third gate signal $V_{sub.G,PR}$ falls, in generating the third gate signal $V_{sub.G,PR}$ that falls at the seventh point in time $t_{sub.P,PR}$ and rises at the sixth point in time $t_{sub.E,PR}$.

12. The single-input multi-output resonant regulating rectifier of claim 3, wherein the third output circuit unit sets a point where the half-cycle input signal $V_{sub.INN}$ input through the conversion circuit unit coincides with the third reference signal $V_{sub.REF,PR}$ while decreasing as a reference starting point, and then adjusts a gate width length in a left direction to generate a third gate signal $V_{sub.G,PR}$.

13. The single-input multi-output resonant regulating rectifier of claim 8, wherein the total comparator included in the third output circuit unit further includes a bridge circuit unit having an SR latch circuit unit, and receiving the comparator output signal $V_{sub.CMP,PR}$ at an R-input

terminal and receiving an end protection control signal at an S-input terminal and then generating an output signal $V_{sub.Q,PR}$ that falls at the end protection signal and rises at the seventh point in time, and the PWM controller delays the output signal $V_{sub.Q,PR}$ of the bridge circuit unit to generate the output signal $V_{sub.P,PR}$ that falls at the seventh point in time.

14. The single-input multi-output resonant regulating rectifier of claim 13, wherein the PWM controller receives the third reference signal $V_{sub.REF,PR}$ through a positive input terminal and the target voltage $V_{sub.TG,PR}$ through a negative input terminal in a crossed structure.
