

US Patent & Trademark Office

Patent Public Search | Text View

United States Patent	12419138
Kind Code	B2
Date of Patent	September 16, 2025
Inventor(s)	Cheng; Kai

Method of manufacturing a semiconductor structure, which can be applied to full-color LED

Abstract

The present application provides a method of manufacturing a semiconductor structure. Due to different hole ratios of openings of a mask corresponding to one unit region of a substrate, flow rates of reactive gas in openings are different when growing a light emitting layer. In this way, growth rates of the light emitting layers in openings are different, and doping efficiencies of the light emitting layers in openings are different, such that composition proportions of respective elements in the grown light emitting layer are different, and the light emitting wavelengths of LEDs are different.

Inventors:	Cheng; Kai (Jiangsu, CN)
Applicant:	ENKRIS SEMICONDUCTOR, INC. (Jiangsu, CN)
Family ID:	1000008821922
Assignee:	ENKRIS SEMICONDUCTOR, INC. (Jiangsu, CN)
Appl. No.:	17/925303
Filed (or PCT Filed):	September 22, 2020
PCT No.:	PCT/CN2020/116789
PCT Pub. No.:	WO2022/061505
PCT Pub. Date:	March 31, 2022

Prior Publication Data

Document Identifier	Publication Date
US 20230238474 A1	Jul. 27, 2023

Publication Classification

Int. Cl.: H10H20/01 (20250101); H01L25/075 (20060101); H10K71/00 (20230101)

U.S. Cl.:

CPC H10H20/0137 (20250101); H01L25/0753 (20130101); H10K71/00 (20230201); H10H20/032 (20250101)

Field of Classification Search

CPC: H10H (20/0137); H10H (20/032); H10H (20/812); H10H (20/813); H10H (29/142); H10H (20/819); H10H (20/831); H01L (25/0753); H10K (71/00)

References Cited

U.S. PATENT DOCUMENTS

Patent No.	Issued Date	Patentee Name	U.S. Cl.	CPC
6919681	12/2004	Cok	313/500	H10K 59/351
8063552	12/2010	Cok	313/506	H05B 33/22
8330352	12/2011	Sung	313/506	G09G 3/3208
9324769	12/2015	Guo	N/A	G09G 3/3208
9524669	12/2015	Sato	N/A	G09G 3/3233
10818841	12/2019	Gu et al.	N/A	N/A
10861905	12/2019	Wang	N/A	G09G 3/3225
10950175	12/2020	Yang	N/A	G09G 3/2003
11176880	12/2020	Gu	N/A	G09G 3/2022
11448807	12/2021	Ji	N/A	H10K 59/353
11903260	12/2023	Bing	N/A	H10K 59/353
2005/0156515	12/2004	Fukase	313/504	H10K 59/352
2007/0257264	12/2006	Hersee	257/E33.068	H10H 20/813
2009/0121983	12/2008	Sung	345/76	H10K 59/352
2012/0061641	12/2011	Seong	438/47	H10H 29/142
2012/0068153	12/2011	Seong	438/47	H10H 20/817
2013/0252363	12/2012	Seong	438/46	H10H 20/821
2014/0209859	12/2013	Cha	257/13	H10H 20/818
2018/0053811	12/2017	Wacyk	N/A	H10K 59/353
2018/0182828	12/2017	Kim	N/A	H10K 59/353
2020/0161553	12/2019	Gu	N/A	H10K 71/40
2020/0357862	12/2019	Wang	N/A	C23C 14/24
2021/0271010	12/2020	Ji	N/A	G02F 1/1362
2021/0301386	12/2020	Bai	N/A	C23C 14/042
2022/0029125	12/2021	Liu	N/A	H10K 59/80521
2022/0123077	12/2021	Cui	N/A	H10K 59/122
2023/0276673	12/2022	Kim	N/A	H10K 71/00
2024/0237457	12/2023	Cao	N/A	H10K 59/353
2024/0265860	12/2023	Sang	N/A	G09G 3/3216

2024/0276809	12/2023	Xu	N/A	H10K 59/82
2024/0298493	12/2023	Wang	N/A	H10K 71/166

FOREIGN PATENT DOCUMENTS

Patent No.	Application Date	Country	CPC
104064582	12/2013	CN	N/A
107742637	12/2017	CN	N/A
107871774	12/2017	CN	N/A
108807487	12/2017	CN	N/A
108922988	12/2017	CN	N/A
111312867	12/2019	CN	N/A
H07142746	12/1994	JP	N/A
H11330548	12/1998	JP	N/A
2003158296	12/2002	JP	N/A
201601340	12/2015	TW	N/A
201937717	12/2018	TW	N/A

OTHER PUBLICATIONS

State Intellectual Property Office of the People's Republic of China, Office Action and Search Report Issued in Application No. 2020801039661, Dec. 23, 2024, 13 pages.(Submitted with Machine Translation). cited by applicant

ISA State Intellectual Property Office of the People's Republic of China, International Search Report Issued in Application No. PCT/CN2020/116789, Jun. 30, 2021, WIPO, 4 pages. cited by applicant

ISA State Intellectual Property Office of the People's Republic of China, Written Opinion of the International Searching Authority Issued in Application No. PCT/CN2020/116789, Jun. 30, 2021, WIPO, 4 pages. (Submitted with Machine/ Partial Translation). cited by applicant

TW Patent Office, Office Action Issued in Application No. 110134795, Sep. 14, 2022, 5 pages. (Submitted with Machine/Partial Translation). cited by applicant

Primary Examiner: Malek; Maliheh

Attorney, Agent or Firm: The Small Patent Law Group LLC

Background/Summary

CROSS-REFERENCE TO RELATED APPLICATIONS

(1) This application is a U.S. National Phase of PCT Application No. PCT/CN2020/116789 (filed 22 Sep. 2020), the entire contents of which are incorporated herein by reference.

TECHNICAL FIELD

(2) The present disclosure relates to the field of semiconductor technology, in particular to methods of manufacturing a semiconductor structure.

BACKGROUND

(3) Light emitting diode (LED) can emit visible light by recombining electrons and holes therein. Two main application fields of LED include: lighting and display. Especially in the display field, future development trends include: higher image quality and higher definition (more pixels and smaller size pixels). The key technology to realize high-definition display is to realize ultra-small light emitting pixels, which requires smaller-sized full-color LED light emitting units (light emitting cells).

(4) In the related art, at present, a size of a full-color LED packaging unit is 1 mm*1 mm, and three formal LED chips with red color, green color, and blue color, are packaged on a printed circuit board (PCB) through a die bond and wire bond process, and electrodes of the three chips are leaded from the back of the PCB through conductive through-hole process to form a full-color LED packaging unit. The full-color LED packaging unit is then pressure-welded to the COB (chip on board) plate through COB packaging process, and a dot matrix LED display is formed through row wirings and column wirings on the COB plate. The size of the full-color LED packaging unit and the dot-matrix LED display is relatively large.

SUMMARY

(5) The purpose of the present disclosure is to provide a method of manufacturing a semiconductor structure.

(6) In order to achieve the above-mentioned purpose, the method of manufacturing the semiconductor structure provided by the present disclosure includes: providing a substrate, where a surface of the substrate includes unit regions, each of the unit regions includes n number of sub-unit regions, and n is a positive integer greater than or equal to 2; providing a patterned mask above the substrate, where the patterned mask has openings each corresponding to one of the sub-unit regions; where for each of the unit regions, a hole ratio of at least one opening for the unit region is different from hole ratios of other $(n-1)$ number of openings for the unit region, and the hole ratio of the opening is a ratio value of an area of the opening to an area of the sub-unit region projected on the patterned mask corresponding to the opening; and growing a first semiconductor layer, a light emitting layer and a second semiconductor layer in sequence above the substrate exposed by the respective openings, where a conductive type of the second semiconductor layer is opposite to a conductive type of the first semiconductor layer.

(7) In some embodiments, the manufacturing method further includes: forming a common electrode layer between the substrate and the patterned mask; and forming the first semiconductor layer, the light emitting layer and the second semiconductor layer in sequence above the common electrode layer exposed by the respective openings.

(8) In some embodiments, the hole ratios of the n number of openings for the n number of sub-unit regions in the unit region are all different.

(9) In some embodiments, areas of respective n number of sub-unit regions in the unit region are the same, and in the n number of openings for respective n number of sub-unit regions, there is at least one opening with an area different from areas of the other $(n-1)$ number of openings.

(10) In some embodiments, an arrangement of $2n$ number of openings for two adjacent unit regions is presented as mirror-symmetrical.

(11) In some embodiments, in the n number of sub-unit regions of the unit region, there is at least one sub-unit region with an area different from areas of the other $(n-1)$ sub-unit regions, and areas of the n number of openings for the respective n number of sub-unit regions are the same.

(12) In some embodiments, an arrangement of $2n$ number of sub-unit regions for two adjacent unit regions is presented as mirror-symmetrical.

(13) In some embodiments, a shape of the sub-unit region includes one of a rectangle, a circle, a triangle, a hexagon or a trapezoid.

(14) In some embodiments, a shape of the opening includes one of a rectangle, a circle, a triangle, a hexagon or a trapezoid.

(15) In some embodiments, the patterned mask is a patterned mask layer remaining in the semiconductor structure or a reusable cover mask plate.

(16) In some embodiments, the light emitting layer includes a single quantum well layer or a multiple quantum well layer.

(17) In some embodiments, a material of the first semiconductor layer is a group III nitride, and/or a material of the light emitting layer is a group III nitride, and/or a material of the second semiconductor layer is a group III nitride.

(18) In some embodiments, the light emitting layer is doped with indium (In) element, and the hole ratio of the opening is adjusted to adjust composition proportion of the indium element in the light emitting layer in the opening.

Description

BRIEF DESCRIPTION OF THE DRAWINGS

- (1) FIG. 1 is a flowchart of a method of manufacturing a semiconductor structure according to a first embodiment of the present disclosure.
- (2) FIG. 2 to FIG. 6 are schematic views illustrating intermediate structures corresponding to processes of FIG. 1.
- (3) FIG. 7 to FIG. 10 are schematic views of intermediate structures corresponding to a method of manufacturing a semiconductor structure according to a second embodiment of the present disclosure.
- (4) FIG. 11 is a flowchart of a method of manufacturing a semiconductor structure according to a third embodiment of the present disclosure.
- (5) FIG. 12 to FIG. 15 are schematic views illustrating intermediate structures corresponding to processes of FIG. 11.
- (6) FIG. 16 is a schematic view of an intermediate structure corresponding to a method of manufacturing a semiconductor structure according to a fourth embodiment of the present disclosure.
- (7) FIG. 17 to FIG. 20 are schematic views of intermediate structures corresponding to a method of manufacturing a semiconductor structure according to a fifth embodiment of the present disclosure.
- (8) FIG. 21 is a schematic view of an intermediate structure corresponding to a method of manufacturing a semiconductor structure according to a sixth embodiment of the present disclosure.
- (9) To facilitate the understanding of the present disclosure, all reference signs present in the present disclosure are listed below:
- (10) TABLE-US-00001 Substrate 10 Unit region 11 Sub-unit region 11a Patterned mask 12 Patterned mask layer 121 Cover mask plate 122 Opening 12a Area S1 of a sub-unit region Area S2 of an opening Area S3 of a sub-unit region projected on the patterned mask First semiconductor layer 13 Light emitting layer 14 Second semiconductor layer 15 Common electrode layer 16

DETAILED DESCRIPTION OF THE EMBODIMENTS

- (11) In order to make the above-mentioned objects, features and advantages of the present disclosure more obvious and understandable, embodiments of the present disclosure will be described in detail below with reference to the accompanying drawings.
- (12) FIG. 1 is a flowchart of a method of manufacturing a semiconductor structure according to a first embodiment of the present disclosure; and FIG. 2 to FIG. 6 are schematic views illustrating intermediate structures corresponding to the processes of FIG. 1.
- (13) First, referring to step S1 in FIG. 1 and FIG. 2, a substrate 10 is provided. A surface of the substrate 10 includes unit regions 11, each unit region 11 includes n number of sub-unit regions 11a, and n is a positive integer greater than or equal to 2.
- (14) A material of the substrate 10 can include material such as sapphire, silicon carbide, silicon, GaN, AlN or diamond and so on.
- (15) In this embodiment, the semiconductor structure is applied to display, the unit regions 11 are arranged in an array, one unit region 11 corresponds to one pixel unit region, and one sub-unit region 11a corresponds to one sub-pixel region.
- (16) In other embodiments, the semiconductor structure can also be applied to illumination. The unit regions 11 are arranged in an array, one unit region 11 corresponds to one lighting unit region,

and one sub-unit region **11a** corresponds to one light emitting structure region with one primary color.

(17) In the embodiment shown in FIG. 2, n can be 3, which corresponds to an LED light-emitting structure with three primary colors of red, green, and blue.

(18) In some embodiments, n can also be 4, which corresponds to an LED light-emitting structure with four primary colors of red, green, blue, and yellow.

(19) In the embodiment shown in FIG. 2, areas **S1** of respective sub-unit regions **11a** have the same size.

(20) In this embodiment, shapes of respective sub-unit regions **11a** are the same, and are all rectangular. In other embodiments, the shapes of respective sub-unit regions **11a** can be different, and/or the shape of the sub-unit region **11a** can also be one of a circle, a triangle, a hexagon, or a trapezoid. In this embodiment, the arrangements, shapes and sizes of respective sub-unit regions **11a** are not limited.

(21) Next, referring to step **S2** in FIG. 1, and FIG. 3 and FIG. 4, FIG. 4 is a cross-sectional view along line AA in FIG. 3, a patterned mask **12** is provided above the substrate **10**. The patterned mask **12** has openings **12a** each corresponding to one sub-unit region **11a**; and for each of the unit region **11**, a hole ratio of at least one opening **12a** for the unit region **11** is different from hole ratios of other $(n-1)$ number of openings **12a** for the unit region **11**. The hole ratio of the opening **12a** is a ratio value of an area **S2** of the opening **12a** to an area **S3** of the sub-unit region **11a** projected on the patterned mask **12** corresponding to the opening **12a**.

(22) In this embodiment, the patterned mask **12** is a patterned mask layer **121**. A material of the mask layer **121** can include, for example, at least one of silicon dioxide or silicon nitride. The mask layer **121** can be formed by physical vapor deposition or chemical vapor deposition, and patterning can be achieved by dry etching or wet etching.

(23) In this embodiment, as shown in FIG. 2, areas **S1** of the three sub-unit regions **11a** in each unit region **11** have the same size, such that areas **S3** of the three sub-unit regions **11a** projected on the patterned mask **12** have the same size. Referring to FIG. 3, areas **S2** of the three openings **12a** for the three sub-unit regions **11a** are different from each other, such that hole ratios of the three openings **12a** are different.

(24) In some embodiments, if one unit region **11** includes n number of sub-unit regions **11a**, the areas of respective sub-unit regions **11a** are the same; in the n number of openings **12a** for the n number of sub-unit regions **11a**, there can be at least one opening **12a** with an area different from areas of the other $(n-1)$ number of openings **12a**.

(25) In this embodiment, respective openings **12a** have the same shape and are rectangular. In other embodiments, the shapes of respective openings **12a** can be different, and/or the shape of the opening **12a** can also be one of a circle, a triangle, a hexagon, or a trapezoid.

(26) After that, referring to step **S3** in FIG. 1, and FIG. 5 and FIG. 6, FIG. 6 is a cross-sectional view along line BB in FIG. 5, a first semiconductor layer **13**, a light emitting layer **14** and a second semiconductor layer **15** are sequentially formed above the substrate **10** exposed by respective openings **12a**, and a conductivity type of the second semiconductor layer **15** is opposite to a conductivity type of the first semiconductor layer **13**.

(27) A material of the first semiconductor layer **13** can include a group III nitride, and can include at least one of GaN or AlGaIn.

(28) It should be noted that, in this embodiment, a certain material is represented by a chemical element, but molar ratios of respective chemical elements in the material are not limited. For example, GaN material includes gallium (Ga) element and nitrogen (N) element, but a molar ratio between gallium element and nitrogen element is not limited; AlGaIn material includes three elements, that is, aluminum (Al) element, gallium (Ga) element, and nitrogen (N) element, but the molar ratios of the aluminum element, gallium element, and nitrogen element are not limited.

(29) A type of the first semiconductor layer **13** can be P-type, and P-type doping ions can include at

least one of magnesium (Mg) ions, zinc (Zn) ions, calcium (Ca) ions, strontium (Sr) ions or barium (Ba) ions.

(30) Formation process of forming the group III nitride can include: Atomic Layer Deposition (ALD), or Chemical Vapor Deposition (CVD), or molecular beam epitaxial (MBE), or Plasma Enhanced Chemical Vapor Deposition (PECVD), or Low Pressure Chemical Vapor Deposition (LPCVD), or Metal-Organic Chemical Vapor Deposition (MOCVD), or a combination thereof.

(31) P-type ions doping can be achieved by in-situ doping (in-situ) process.

(32) The light emitting layer **14** can include at least one of a single quantum well structure, a multiple quantum well (MQW) structure, a quantum wire structure, or a quantum dot structure. The light emitting layer **14** can include a well layer and a barrier layer. A band gap width of the well layer is smaller than that of the barrier layer.

(33) A material of the light emitting layer **14** can include a GaN-based material, and indium (In) element can be doped therein, for example, InGaN; or aluminum (Al) element can be doped therein, for example, AlGaN. A band gap width of InN is about 0.7 eV, which is narrow than a band gap width of GaN, which is 3.4 eV. Therefore, the greater the doping amount of indium element is, the longer the light emitting wavelength of the light emitting layer **14** is. The band gap width of AlN is about 6.2 eV, which is wider than a band gap width of GaN, which is 3.4 eV. Therefore, the greater the doping amount of aluminum element is, the shorter the light emitting wavelength of the light emitting layer **14** is.

(34) Growth processes of the GaN-based material containing indium element or aluminum element can refer to the growth process of the aforementioned group III nitride material.

(35) The openings **12a** in the mask **12** have different hole ratios, and flow rates of reactive gases used for growing the light emitting layer **14** in the openings **12a** are different, such that the doping rates of indium/aluminum elements and gallium element are different, that is, the doping efficiencies of indium/aluminum elements are different, which makes the composition proportion of indium/aluminum elements in the grown light emitting layer **14** different. In some embodiments, the smaller the hole ratio of the opening **12a** is, the faster the growth rate of the base material GaN of the light emitting layer **14** in the opening **12a** is, and the doping of indium element has a better selectivity, the doping rate of indium element is higher than the doping rate of gallium element. Therefore, the smaller the hole ratio of the opening **12a** is, the higher the composition content of indium element in the light emitting layer **14** InGaN is. In addition, the smaller the hole ratio in the opening **12a** is, the higher the thickness of the quantum wells in the opening is. Because of the quantum Stark effect, the light emitting wavelength will be increased. Conversely, the larger the hole ratio of the opening **12a**, the less obvious the difference between the doping rate of indium element and the doping rate of the gallium element is, that is, the lower the doping efficiency of indium element is, the lower the composition proportion of indium element in the grown light emitting layer **14** is.

(36) In another embodiment, if the base material GaN of the light emitting layer **14** is doped with aluminum element, the smaller the hole ratio of the opening **12a** is, the faster the growth rate of the base material GaN of the light emitting layer **14** in the opening **12a** is, while the growth of the aluminum element does not have a selectivity, the doping rate of aluminum element is smaller than the doping rate of gallium element, therefore, the smaller the hole ratio of the opening **12a** is, the lower the composition content of aluminum element in the light emitting layer **14** AlGaN is, such that the smaller the doping amount of aluminum is, the longer the light emitting wavelength of the light emitting layer **14** is.

(37) In addition, the larger the hole ratio of the opening **12a** is, the thinner the thickness of the grown light emitting layer **14** is; the smaller the hole ratio of the opening **12a** is, the thicker the thickness of the grown light emitting layer **14** is, and the thickness of the quantum well will also increase accordingly. Because of the quantum Stark effect, the light emitting wavelength will be increased accordingly.

(38) In the embodiment shown in FIG. 6, the thickness of the mask **12** is greater than a sum of a predetermined maximum thickness of the first semiconductor layer **13** and a predetermined maximum thickness of the light emitting layer **14**, which can avoid the light emitting layers **14** of respective sub-unit regions **11a** in one unit region **11** to be overlapped, thereby avoiding cross-color problems.

(39) A material of the second semiconductor layer **15** can include a group III nitride, and can include at least one of GaN or AlGaIn.

(40) A type of the second semiconductor layer **15** be an N-type, and N-type doping ions can include at least one of Silicon (Si) ions, germanium (Ge) ions, tin (Sn) ions, selenium (Se) ions or tellurium (Te) ions.

(41) The growth process of the N-type group III nitride material can refer to the aforementioned growth process of the P-type group III nitride material.

(42) In some embodiments, the second semiconductor layer **15** can be attached on the patterned mask layer **121**, and the second semiconductor layer **15** on the mask layer **121** can be removed by dry etching or wet etching, such that the second semiconductor layers **15** of respective sub-unit regions **11a** in one unit region **11** are electrically insulated. In some embodiments, the second semiconductor layer **15** on the mask layer **12** of one unit region **11** may not be removed, such that the second semiconductor layers **15** of the respective sub-unit regions **11a** in one unit region **11** are electrically connected together.

(43) In some embodiments, the material of the mask layer **121** can be selected such that the second semiconductor layer **15** is difficult to attach to the patterned mask layer **121**, such that the second semiconductor layers **15** of respective sub-unit regions **11a** in one unit region **11** are electrically insulated.

(44) In this embodiment, the patterned mask layer **121** remains in the semiconductor structure.

(45) In some embodiments, the first semiconductor layer **13** can be an N-type semiconductor layer, and the second semiconductor layer **15** can be a P-type semiconductor layer.

(46) The first semiconductor layer **13**, the light emitting layer **14** and the second semiconductor layer **15** in each sub-unit region **11a** form an LED structure. The LED structure of each unit region **11** forms an LED unit.

(47) The first semiconductor layer **13** and the second semiconductor layer **15** are respectively applied with voltages to provide holes and electrons, the higher the composition proportion of indium element in the light emitting layer **14** is, the longer the light emitting wavelength is; the lower the composition proportion of indium element is, the shorter the light emitting wavelength is; the higher the composition proportion of aluminum element is, the shorter the light emitting wavelength is; the lower the composition proportion of aluminum element is, the longer light emitting wavelength is.

(48) In the subsequent processes, a first electrode and a second electrode can also be manufactured to form the LED device; the first electrode electrically leads out the first semiconductor layer **13**, and the second electrode electrically leads out the second semiconductor layer **15**.

(49) FIG. 7 to FIG. 10 are schematic views of intermediate structures corresponding to a method of manufacturing a semiconductor structure according to a second embodiment of the present disclosure, and FIG. 9 is a sectional view along a CC line in FIG. 8. Referring to FIG. 7 to FIG. 10, the method of manufacturing the semiconductor structure according to the second embodiment is substantially the same as the method of manufacturing the semiconductor structure according to the first embodiment, except that: as shown in FIG. 7, at step S2, the patterned mask **12** is a mask plate **122**; correspondingly, as shown in FIG. 8 to FIG. 10, after step S3 is completed, the mask plate **122** can be peeled off from the substrate **10** and to be reused.

(50) A thickness of the mask plate **122** can be greater than a sum of a predetermined maximum thickness of the first semiconductor layer **13** and a predetermined maximum thickness of the light emitting layer **14**.

(51) The mask plate **122** can be provided between adjacent sub-unit regions **11a**, which can prevent the light emitting layers **14** of respective sub-unit regions **11a** of one unit region **11** from overlapping, and avoid cross-color problems. In this case, the mask plate **122** can also be provided between adjacent unit regions **11**, which can prevent cross-color problems between the adjacent unit regions **11**.

(52) FIG. **11** is a flowchart of a method of manufacturing a semiconductor structure according to a third embodiment of the present disclosure; FIG. **12** to FIG. **15** are schematic views illustrating intermediate structures corresponding to processes of FIG. **11**; and FIG. **14** is a cross-sectional view along a DD line in FIG. **13**.

(53) Referring to FIG. **11**, the method of manufacturing the semiconductor structure according to the third embodiment is substantially the same as the method of manufacturing the semiconductor structure according to the first and second embodiments, except that: at step S2', referring to FIG. **12** to FIG. **14**, a common electrode layer **16** and a patterned mask **12** are sequentially formed above the substrate **10**. In other words, the common electrode layer **16** is formed between the substrate **10** and the patterned mask **12**. For the material of the common electrode layer **16** and the formation method thereof, reference can be made to the material of the first semiconductor layer **13** and the formation method thereof.

(54) At step S3', referring to FIG. **15**, the first semiconductor layer **13**, the light emitting layer **14** and the second semiconductor layer **15** are sequentially formed above the common electrode layer **16** exposed by the opening **12a**.

(55) The common electrode layer **16** is configured to electrically connect the first semiconductor layers **13** of respective sub-unit regions **11a** in one unit region **11** and/or the first semiconductor layers **13** of respective unit region **11**.

(56) FIG. **16** is a schematic view of an intermediate structure corresponding to the method of manufacturing semiconductor substrate according to the fourth embodiment of the present invention.

(57) Referring to FIG. **16**, the method of manufacturing the semiconductor structure according to the fourth embodiment is substantially the same as the method of manufacturing the semiconductor structure according to the first, second, and third embodiments, except that: an arrangement of $2n$ number of openings **12a** for two adjacent unit regions **11** is presented as a mirror-symmetrical.

(58) Compared with the arrangement of the openings **12a** in FIG. **3**, the advantage of the mirror-symmetrical arrangement of the present embodiment is that: the openings **12a** with close hole ratios are close to each other, which can stabilize a flow rate of the reactive gas, stabilize the doping efficiency of indium/aluminum elements, and stabilize the component proportions of indium/aluminum elements in the growing light emitting layer **14**.

(59) FIG. **17** to FIG. **20** are schematic views of intermediate structures corresponding to the method of manufacturing the semiconductor structure according to a fifth embodiment of the present disclosure; and FIG. **19** is a cross-sectional view along an EE line in FIG. **18**. Referring to FIG. **17** to FIG. **20**, the method of manufacturing the semiconductor structure according to the fourth embodiment is substantially the same as the method of manufacturing the semiconductor structure according to the first, second, and third embodiments, except that: at step S1, referring to FIG. **17**, in one unit region **11**, the areas S1 of respective sub-unit regions **11a** are different in size; at step S2, referring to FIG. **18** and FIG. **19**, in the patterned mask **12**, the areas S2 of the openings **12a** for respective sub-unit regions **11a** are the same; due to the areas S1 of respective sub-unit regions **11a** in each unit region **11** have different sizes, the areas S3 of respective sub-unit regions **11a** projected on the patterned mask **12** are different, thus, the hole ratios of respective openings **12a** are different.

(60) Referring to FIG. **20**, the openings **12a** of the mask **12** have different hole ratios, and the composition proportions of indium/aluminum elements in the light emitting layer **14** grown at step S3 are different, and the light emitting wavelengths are different.

(61) FIG. **21** is a schematic view of an intermediate structure corresponding to a method of

manufacturing a semiconductor structure according to a sixth embodiment of the present disclosure.

(62) Referring to FIG. 21, the method of manufacturing the semiconductor structure according to the sixth embodiment is substantially the same as the method of manufacturing the semiconductor structure according to the fifth embodiment, except that: an arrangement of 2n number of sub-unit regions 11a in two adjacent unit regions 11 is presented as mirror-symmetrical.

(63) Compared with the arrangement of the n number of sub-unit regions 11a in FIG. 18, the advantage of the mirror-symmetrical arrangement of the present embodiment is that: the openings 12a with close hole ratios are close to each other, which can stabilize a flow rate of the reactive gas, stabilize the doping efficiency of indium/aluminum elements, and stabilize the component proportions of indium/aluminum elements in the growing light emitting layer 14.

(64) Compared with the related art, the present disclosure has the following beneficial effects: because openings in the mask for one unit region of the substrate have different hole ratios, flow rates of reactive gas in respective openings are different when growing the light emitting layer, and due to growth rates of the light emitting layer in respective openings are different, doping efficiencies of the light emitting layers in respective openings are different, such that composition proportions of respective elements in the grown light emitting layers are different, and the light emitting wavelengths of LED are different. The above-mentioned processes are simple, and the semiconductor structure for full-color LED can be manufactured on one substrate, which can reduce a size and cost of the full-color LED.

(65) Although the present disclosure discloses the above contents, the present disclosure is not limited thereto. Any one of ordinary skill in the art can make various variants and modifications to the present disclosure without departing from the spirit and scope of the present disclosure. Therefore, the protection scope of the present disclosure should be set forth by the appended claims.

Claims

1. A method of manufacturing a semiconductor structure, comprising: providing a substrate, wherein a surface of the substrate comprises unit regions, each of the unit regions comprises n number of sub-unit regions, and n is a positive integer greater than or equal to 2; forming a patterned mask above the substrate, wherein the patterned mask has openings each corresponding to one of the sub-unit regions; wherein for each of the unit regions, a hole ratio of at least one opening for the unit region is different from hole ratios of other (n-1) number of openings for the unit region, and the hole ratio of the opening is a ratio value of an area of the opening to an area of the sub-unit region projected on the patterned mask corresponding to the opening; and forming a first semiconductor layer, a light emitting layer and a second semiconductor layer in sequence above the substrate exposed by the respective openings, wherein a conductive type of the second semiconductor layer is opposite to a conductive type of the first semiconductor layer; wherein the light emitting layer is doped with an aluminum element, and the hole ratio of the opening is adjusted to adjust a composition proportion of the aluminum element in the light emitting layer in the opening, in which as the hole ratio of the opening decreases, a composition content of the aluminum element in the light emitting layer also decreases.

2. The method of manufacturing the semiconductor structure according to claim 1, further comprising: forming a common electrode layer between the substrate and the patterned mask; and forming the first semiconductor layer, the light emitting layer and the second semiconductor layer in sequence above the common electrode layer exposed by the respective openings.

3. The method of manufacturing the semiconductor structure according to claim 1, wherein each of the n number of sub-unit regions of one of the unit regions have a same area; and an area of at least one opening in n number of openings-corresponding to the n number of sub-unit regions is

different from areas of other $(n-1)$ openings in the n number of openings corresponding to the n number of sub-unit regions.

4. The method of manufacturing the semiconductor structure according to claim 3, wherein an arrangement of $2n$ number of openings for two adjacent unit regions is presented as mirror symmetric.

5. The method of manufacturing the semiconductor structure according to claim 1, wherein an area of at least one sub-unit region in the n number of sub-unit regions of one of the unit regions is different from areas of other $(n-1)$ number of sub-unit regions in the n number of sub-unit regions of the one of the unit regions; and an area of each of n number of openings for the n number of sub-unit regions is same.

6. The method of manufacturing the semiconductor structure according to claim 5, wherein an arrangement of $2n$ number of sub-unit regions for two adjacent unit regions is presented as mirror symmetric.

7. The method of manufacturing the semiconductor structure according to claim 1, wherein a shape of the sub-unit region-comprises one of a rectangle, a circle, a triangle, a hexagon or a trapezoid.

8. The method of manufacturing the semiconductor structure according to claim 1, wherein a shape of the opening comprises one of a rectangle, a circle, a triangle, a hexagon or a trapezoid.

9. The method of manufacturing the semiconductor structure according to claim 1, wherein the patterned mask is a patterned mask layer remaining in the semiconductor structure or a reusable mask plate.

10. The method of manufacturing the semiconductor structure according to claim 1, wherein the light-emitting layer comprises a single quantum well layer or a multiple quantum well layer.

11. The method of manufacturing the semiconductor structure according to claim 1, wherein at least one of: a material of the first semiconductor layer is a group III nitride; a material of the light emitting layer is a group III nitride; or a material of the second semiconductor layer is a group III nitride.

12. The method of manufacturing the semiconductor structure according to claim 1, wherein the light emitting layer is doped with indium element, and a hole ratio of the opening is adjusted to adjust a composition proportion of indium element in the light emitting layer in the opening.

13. The method of manufacturing the semiconductor structure according to claim 1, wherein the light emitting layer comprises a well layer and a barrier layer, and a band gap width of the well layer is smaller than a band gap width of the barrier layer.

14. The method of manufacturing the semiconductor structure according to claim 1, wherein a thickness of the patterned mask is greater than a sum of a predetermined maximum thickness of the first semiconductor layer and a predetermined maximum thickness of the light emitting layer.

15. The method of manufacturing the semiconductor structure according to claim 1, further comprising: removing the second semiconductor layer on the patterned mask, such that the second semiconductor layers of respective sub-unit regions in one unit region are electrically insulated.

16. The method of manufacturing the semiconductor structure according to claim 1, further comprising: not removing the second semiconductor layer on the patterned mask of one unit region, such that the second semiconductor layers of the respective sub-unit regions in one unit region are electrically connected together.

17. The method of manufacturing the semiconductor structure according to claim 1, further comprising: providing a mask plate between adjacent sub-unit regions.

18. The method of manufacturing the semiconductor structure according to claim 1, further comprising: providing a mask plate between adjacent unit regions.

19. The method of manufacturing the semiconductor structure according to claim 1, wherein the larger the hole ratio of the opening is, the thinner the thickness of the grown light emitting layer is; and the smaller the hole ratio of the opening is, the thicker the thickness of the grown light emitting layer is.

