

US Patent & Trademark Office

Patent Public Search | Text View

United States Patent	12400617
Kind Code	B2
Date of Patent	August 26, 2025
Inventor(s)	Koyama; Jun et al.

Semiconductor device and electronic appliance

Abstract

The amplitude voltage of a signal input to a level shifter can be increased and then output by the level shifter circuit. Specifically, the amplitude voltage of the signal input to the level shifter can be increased to be output. This decreases the amplitude voltage of a circuit (a shift register circuit, a decoder circuit, or the like) which outputs the signal input to the level shifter. Consequently, power consumption of the circuit can be reduced. Alternatively, a voltage applied to a transistor included in the circuit can be reduced. This can suppress degradation of the transistor or damage to the transistor.

Inventors:	Koyama; Jun (Kanagawa, JP), Umezaki; Atsushi (Kanagawa, JP)
Applicant:	SEMICONDUCTOR ENERGY LABORATORY CO., LTD. (Atsugi, JP)
Family ID:	1000008777710
Assignee:	Semiconductor Energy Laboratory Co., Ltd. (Atsugi, JP)
Appl. No.:	18/660478
Filed:	May 10, 2024

Prior Publication Data

Document Identifier	Publication Date
US 20240371339 A1	Nov. 07, 2024

Foreign Application Priority Data

JP	2009-214848	Sep. 16, 2009
----	-------------	---------------

Related U.S. Application Data

continuation parent-doc US 18090587 20221229 US 11984093 child-doc US 18660478
continuation parent-doc US 17153975 20210121 US 11545105 20230103 child-doc US 18090587

continuation parent-doc US 16599283 20191011 US 10902814 20210126 child-doc US 17153975
continuation parent-doc US 16245324 20190111 US 10446103 20191015 child-doc US 16599283
continuation parent-doc US 15935150 20180326 US 10181304 20190115 child-doc US 16245324
continuation parent-doc US 15496061 20170425 US 9934747 20180403 child-doc US 15935150
continuation parent-doc US 15175189 20160607 US 9830878 20171128 child-doc US 15496061
continuation parent-doc US 14522817 20141024 US 9368519 20160614 child-doc US 15175189
continuation parent-doc US 14147647 20140106 US 8872572 20141028 child-doc US 14522817
continuation parent-doc US 13921401 20130619 US 8624656 20140107 child-doc US 14147647
continuation parent-doc US 12879610 20100910 US 8471620 20130625 child-doc US 13921401

Publication Classification

Int. Cl.: **G09G3/36** (20060101); **G11C19/00** (20060101); **H01L27/02** (20060101); **H01L27/12** (20060101); **H01L29/786** (20060101); **H03K17/687** (20060101); **H03K19/00** (20060101); **H03K19/0185** (20060101); **H10D30/67** (20250101); **H10D86/40** (20250101); **H10D86/60** (20250101); **H10D89/10** (20250101)

U.S. Cl.:

CPC **G09G3/3677** (20130101); **G09G3/3674** (20130101); **G11C19/00** (20130101); **H03K17/687** (20130101); **H03K19/0013** (20130101); **H03K19/018557** (20130101); **H03K19/018571** (20130101); **H10D30/6755** (20250101); **H10D86/40** (20250101); **H10D86/423** (20250101); **H10D86/441** (20250101); **H10D86/60** (20250101); **H10D89/10** (20250101); **G09G2310/0251** (20130101); **G09G2310/0286** (20130101); **G09G2310/0289** (20130101); **G09G2310/08** (20130101); **G09G2330/021** (20130101)

Field of Classification Search

CPC: **G09G** (3/3677); **G09G** (3/3674); **G11C** (19/00); **H01L** (27/1214); **H01L** (27/0207); **H01L** (27/1225); **H01L** (27/124); **H01L** (29/7869); **H03K** (17/687); **H03K** (19/0013); **H03K** (19/018557); **H03K** (19/018571)

References Cited

U.S. PATENT DOCUMENTS

Patent No.	Issued Date	Patentee Name	U.S. Cl.	CPC
5410583	12/1994	Weisbrod et al.	N/A	N/A
5568084	12/1995	Mcclure et al.	N/A	N/A
5581209	12/1995	McClure	N/A	N/A
5640122	12/1996	Mcclure	N/A	N/A
5654663	12/1996	Mcclure et al.	N/A	N/A
5793247	12/1997	Mcclure	N/A	N/A
5949271	12/1998	Fujikura	N/A	N/A
6046621	12/1999	Crowley	N/A	N/A
6137339	12/1999	Kibar	327/333	H03K 19/018571
6268755	12/2000	Summerlin	327/333	H03K 19/018585
6426743	12/2001	Yeo et al.	N/A	N/A
6556646	12/2002	Yeo et al.	N/A	N/A
6690347	12/2003	Jeon et al.	N/A	N/A

6813332	12/2003	Nagao et al.	N/A	N/A
6845140	12/2004	Moon et al.	N/A	N/A
6922095	12/2004	Chiu	327/333	H03K 19/01855
6975142	12/2004	Azami et al.	N/A	N/A
7030678	12/2005	Burinskiy et al.	N/A	N/A
7038653	12/2005	Moon	N/A	N/A
7116748	12/2005	Nagao et al.	N/A	N/A
7180356	12/2006	Kanbara et al.	N/A	N/A
7215315	12/2006	Morosawa et al.	N/A	N/A
7224200	12/2006	Kida. et al.	N/A	N/A
7250788	12/2006	Lee et al.	N/A	N/A
7289096	12/2006	Jeon et al.	N/A	N/A
7324123	12/2007	Yamazaki et al.	N/A	N/A
7372445	12/2007	Takahashi et al.	N/A	N/A
7411318	12/2007	Kimura	N/A	N/A
7436923	12/2007	Tobita	N/A	N/A
7439790	12/2007	Chen	N/A	N/A
7443202	12/2007	Kimura et al.	N/A	N/A
7446570	12/2007	Lee et al.	N/A	N/A
7477226	12/2008	Kim et al.	N/A	N/A
7492853	12/2008	Tobita	N/A	N/A
7511709	12/2008	Koyama et al.	N/A	N/A
7560972	12/2008	Tiew	327/333	H03K 19/01721
7586478	12/2008	Azami et al.	N/A	N/A
7636412	12/2008	Tobita	N/A	N/A
7674650	12/2009	Akimoto et al.	N/A	N/A
7696974	12/2009	Moon et al.	N/A	N/A
7732819	12/2009	Akimoto et al.	N/A	N/A
7738623	12/2009	Tobita	N/A	N/A
7800576	12/2009	Jinta	N/A	N/A
7825888	12/2009	Tobita et al.	N/A	N/A
7859510	12/2009	Umezaki	N/A	N/A
7903079	12/2010	Azami et al.	N/A	N/A
7910490	12/2010	Akimoto et al.	N/A	N/A
7932521	12/2010	Akimoto et al.	N/A	N/A
7936332	12/2010	Lee et al.	N/A	N/A
7968382	12/2010	Jinbo et al.	N/A	N/A
7978274	12/2010	Umezaki et al.	N/A	N/A
8008950	12/2010	Jinta	N/A	N/A
8054279	12/2010	Umezaki et al.	N/A	N/A
8164555	12/2011	Miyake et al.	N/A	N/A
8248353	12/2011	Liu et al.	N/A	N/A
8269713	12/2011	Furuta et al.	N/A	N/A
8269714	12/2011	Furuta et al.	N/A	N/A
8274077	12/2011	Akimoto et al.	N/A	N/A
8284151	12/2011	Azami et al.	N/A	N/A
8310473	12/2011	Jinta	N/A	N/A
8314514	12/2011	Kimura	N/A	N/A
8384702	12/2012	Jinta	N/A	N/A
8456396	12/2012	Umezaki	N/A	N/A

8462100	12/2012	Umezaki	N/A	N/A
8466463	12/2012	Akimoto et al.	N/A	N/A
8493312	12/2012	Furuta et al.	N/A	N/A
8520159	12/2012	Umezaki et al.	N/A	N/A
8564523	12/2012	Moon	N/A	N/A
8629069	12/2013	Akimoto et al.	N/A	N/A
8643586	12/2013	Umezaki	N/A	N/A
8659532	12/2013	Azami et al.	N/A	N/A
8669550	12/2013	Akimoto et al.	N/A	N/A
8698356	12/2013	Kimura	N/A	N/A
8742811	12/2013	Umezaki	N/A	N/A
8743044	12/2013	Umezaki et al.	N/A	N/A
8790959	12/2013	Akimoto et al.	N/A	N/A
8796069	12/2013	Akimoto et al.	N/A	N/A
8798226	12/2013	Nagao et al.	N/A	N/A
8902145	12/2013	Umezaki et al.	N/A	N/A
8908115	12/2013	Umezaki et al.	N/A	N/A
8994060	12/2014	Jinbo et al.	N/A	N/A
9001959	12/2014	Koyama	377/79	H01L 27/1225
9099562	12/2014	Akimoto et al.	N/A	N/A
9136385	12/2014	Azami et al.	N/A	N/A
9184183	12/2014	Umezaki	N/A	N/A
9184221	12/2014	Jinbo et al.	N/A	N/A
9236377	12/2015	Kimura	N/A	H01L 27/1288
9263468	12/2015	Umezaki et al.	N/A	N/A
9368526	12/2015	Kimura	N/A	N/A
9406699	12/2015	Umezaki	N/A	N/A
9536903	12/2016	Umezaki et al.	N/A	N/A
9606408	12/2016	Umezaki et al.	N/A	N/A
9698170	12/2016	Umezaki	N/A	B81B 3/0086
9741749	12/2016	Kimura	N/A	N/A
10048558	12/2017	Umezaki et al.	N/A	N/A
10071904	12/2017	Umezaki	N/A	B81B 7/008
10527902	12/2019	Umezaki et al.	N/A	N/A
10535684	12/2019	Kimura	N/A	N/A
11237445	12/2021	Umezaki et al.	N/A	N/A
2002/0158666	12/2001	Azami et al.	N/A	N/A
2003/0020520	12/2002	Miyake et al.	N/A	N/A
2003/0034806	12/2002	Azami	N/A	N/A
2004/0140839	12/2003	Nagao et al.	N/A	N/A
2004/0164978	12/2003	Shin et al.	N/A	N/A
2005/0264514	12/2004	Kim. et al.	N/A	N/A
2005/0270080	12/2004	Kida. et al.	N/A	N/A
2006/0244391	12/2005	Shishido. et al.	N/A	N/A
2006/0244699	12/2005	Yamazaki	N/A	N/A
2006/0280279	12/2005	Nagao et al.	N/A	N/A
2007/0063759	12/2006	Kida et al.	N/A	N/A
2007/0296660	12/2006	Kimura et al.	N/A	N/A
2008/0007316	12/2007	Chen	N/A	N/A
2008/0011861	12/2007	Ikeda. et al.	N/A	N/A

2008/0056430	12/2007	Chang et al.	N/A	N/A
2008/0062112	12/2007	Umezaki	345/100	H01L 27/1222
2008/0079001	12/2007	Umezaki et al.	N/A	N/A
2008/0266275	12/2007	Tsai et al.	N/A	N/A
2008/0308805	12/2007	Akimoto et al.	N/A	N/A
2009/0002590	12/2008	Kimura	N/A	N/A
2009/0027083	12/2008	Kimura et al.	N/A	N/A
2009/0051639	12/2008	Liu et al.	N/A	N/A
2009/0310734	12/2008	Umezaki	N/A	N/A
2009/0322716	12/2008	Azami et al.	N/A	N/A
2010/0134708	12/2009	Kimura et al.	N/A	N/A
2010/0163874	12/2009	Koyama et al.	N/A	N/A
2011/0104851	12/2010	Akimoto et al.	N/A	N/A
2011/0121290	12/2010	Akimoto et al.	N/A	N/A
2012/0049184	12/2011	Umezaki et al.	N/A	N/A
2014/0145187	12/2013	Umezaki	N/A	N/A
2015/0077676	12/2014	Umezaki et al.	N/A	N/A
2015/0137118	12/2014	Umezaki et al.	N/A	N/A
2015/0340513	12/2014	Akimoto et al.	N/A	N/A
2017/0033125	12/2016	Umezaki	N/A	N/A
2022/0146872	12/2021	Umezaki et al.	N/A	N/A

FOREIGN PATENT DOCUMENTS

Patent No.	Application Date	Country	CPC
001518221	12/2003	CN	N/A
001674084	12/2004	CN	N/A
001705042	12/2004	CN	N/A
101064194	12/2006	CN	N/A
101135791	12/2007	CN	N/A
101154342	12/2007	CN	N/A
101154343	12/2007	CN	N/A
101261881	12/2007	CN	N/A
100485818	12/2008	CN	N/A
0651395	12/1994	EP	N/A
0717334	12/1995	EP	N/A
0718744	12/1995	EP	N/A
0731403	12/1995	EP	N/A
0747800	12/1995	EP	N/A
1231594	12/2001	EP	N/A
1253718	12/2001	EP	N/A
1770788	12/2006	EP	N/A
1870877	12/2006	EP	N/A
1895545	12/2007	EP	N/A
1906414	12/2007	EP	N/A
1978502	12/2007	EP	N/A
1995787	12/2007	EP	N/A
1998373	12/2007	EP	N/A
1998374	12/2007	EP	N/A
1998375	12/2007	EP	N/A
2189987	12/2009	EP	N/A

2189988	12/2009	EP	N/A
64-062019	12/1988	JP	N/A
06-095073	12/1993	JP	N/A
07-182891	12/1994	JP	N/A
2000-155550	12/1999	JP	N/A
2002-258819	12/2001	JP	N/A
2002-328643	12/2001	JP	N/A
2003-347926	12/2002	JP	N/A
2004-078172	12/2003	JP	N/A
2004-103226	12/2003	JP	N/A
2004-226429	12/2003	JP	N/A
2005-192081	12/2004	JP	N/A
2005-251348	12/2004	JP	N/A
2006-107692	12/2005	JP	N/A
2006-309893	12/2005	JP	N/A
2007-123861	12/2006	JP	N/A
2007-220816	12/2006	JP	N/A
2007-286266	12/2006	JP	N/A
2008-003602	12/2007	JP	N/A
2008-083692	12/2007	JP	N/A
2008-089915	12/2007	JP	N/A
2008-107807	12/2007	JP	N/A
2008-112550	12/2007	JP	N/A
2008-140490	12/2007	JP	N/A
2008-217902	12/2007	JP	N/A
2008-287134	12/2007	JP	N/A
2009-049985	12/2008	JP	N/A
2009-278386	12/2008	JP	N/A
2010-021899	12/2009	JP	N/A
2004-0100018	12/2003	KR	N/A
2005-0085895	12/2004	KR	N/A
2005-0091966	12/2004	KR	N/A
2007-0070703	12/2006	KR	N/A
2007-0087506	12/2006	KR	N/A
2007-0093912	12/2006	KR	N/A
2008-0029807	12/2007	KR	N/A
2008-0072571	12/2007	KR	N/A
2008-0081822	12/2007	KR	N/A
2008-0090978	12/2007	KR	N/A
2008-0098487	12/2007	KR	N/A
2009-0027832	12/2008	KR	N/A
200405235	12/2003	TW	N/A
200408859	12/2003	TW	N/A
200625261	12/2005	TW	N/A
200805888	12/2007	TW	N/A
200828237	12/2007	TW	N/A
200836150	12/2007	TW	N/A
WO-2002/065062	12/2001	WO	N/A
WO-2007/080813	12/2006	WO	N/A
WO-2009/034749	12/2008	WO	N/A

OTHER PUBLICATIONS

Chinese Office Action (Application No. 201010286279.6) dated Dec. 23, 2013. cited by applicant
Taiwanese Office Action (Application No. 099131258) dated Jun. 10, 2015. cited by applicant
Chinese Office Action (Application No. 201410460981.8) dated Dec. 31, 2015. cited by applicant
Korean Office Action (Application No. 2014-0045779) dated Jul. 20, 2016. cited by applicant
Taiwanese Office Action (Application No. 105138878) dated Apr. 14, 2017. cited by applicant
Korean Office Action (Application No. 2017-0053124) dated Jul. 20, 2017. cited by applicant
Taiwanese Office Action (Application No. 108108626) dated Oct. 25, 2019. cited by applicant
Taiwanese Office Action (Application No. 114105242) Dated Mar. 11, 2025. cited by applicant

Primary Examiner: Youssef; Menatoallah

Assistant Examiner: Almo; Khareem E

Attorney, Agent or Firm: Fish & Richardson P.C.

Background/Summary

CROSS-REFERENCE TO RELATED APPLICATIONS (1) This application is a continuation of U.S. application Ser. No. 18/090,587, filed Dec. 29, 2022, now allowed, which is a continuation of U.S. application Ser. No. 17/153,975, filed Jan. 21, 2021, now U.S. Pat. No. 11,545,105, which is a continuation of U.S. application Ser. No. 16/599,283, filed Oct. 11, 2019, now U.S. Pat. No. 10,902,814, which is a continuation of U.S. application Ser. No. 16/245,324, filed Jan. 11, 2019, now U.S. Pat. No. 10,446,103, which is a continuation of U.S. application Ser. No. 15/935,150, filed Mar. 26, 2018, now U.S. Pat. No. 10,181,304, which is a continuation of U.S. application Ser. No. 15/496,061, filed Apr. 25, 2017, now U.S. Pat. No. 9,934,747, which is a continuation of U.S. application Ser. No. 15/175,189, filed Jun. 7, 2016, now U.S. Pat. No. 9,830,878, which is a continuation of U.S. application Ser. No. 14/522,817, filed Oct. 24, 2014, now U.S. Pat. No. 9,368,519, which is a continuation of U.S. application Ser. No. 14/147,647, filed Jan. 6, 2014, now U.S. Pat. No. 8,872,572, which is a continuation of U.S. application Ser. No. 13/921,401, filed Jun. 19, 2013, now U.S. Pat. No. 8,624,656, which is a continuation of U.S. application Ser. No. 12/879,610, filed Sep. 10, 2010, now U.S. Pat. No. 8,471,620, which claims the benefit of a foreign priority application filed in Japan as Serial No. 2009-214848 on Sep. 16, 2009, all of which are incorporated by reference.

BACKGROUND OF THE INVENTION**1. Field of the Invention**

(1) The present invention relates to a semiconductor device and a driving method thereof. In particular, the present invention relates to a semiconductor device, a display device, a liquid crystal display device, or a light-emitting device which includes a driver circuit formed over a substrate over which a pixel portion is formed; or the driving method thereof. Alternatively, the present invention relates to an electronic appliance including the semiconductor device, the display device, the liquid crystal display device, or the light-emitting device.

2. Description of the Related Art

(2) In recent years, large display devices such as liquid crystal televisions have been actively developed. In particular, a technique to form, using a transistor including a non-single-crystal semiconductor, a driver circuit such as a gate driver circuit over a substrate over which a pixel

portion is formed has actively developed because the technique greatly contributes to the reduction in manufacturing cost and the improvement in reliability (see Patent Document 1 for example).

REFERENCE

(3) [Patent Document 1] Japanese Published Patent Application No. 2004-78172

SUMMARY OF THE INVENTION

(4) However, the amplitude voltage of a clock signal input to a shift register operates at the same amplitude as a gate signal (also referred to as a scan signal or a selection signal) output to, in the case of a scan line driver circuit, a scan line. The amplitude voltage of a clock signal needs to be low for the low power consumption of a driver circuit.

(5) In view of the above problem, an object of one embodiment of the present invention is to reduce the drive voltage of a driver circuit and achieve the low power consumption of the driver circuit.

(6) One embodiment of the present invention is a semiconductor device including a first transistor, a second transistor, a third transistor, a fourth transistor, a fifth transistor, and a sixth transistor. A first terminal of the first transistor is electrically connected to a first wiring. A second terminal of the first transistor is electrically connected to a second wiring. A first terminal of the second transistor is electrically connected to a third wiring. A second terminal of the second transistor is electrically connected to the second wiring. A first terminal of the third transistor is electrically connected to the first wiring. A second terminal of the third transistor is electrically connected to a gate of the first transistor. A gate of the third transistor is electrically connected to a fourth wiring. A first terminal of the fourth transistor is electrically connected to the third wiring. A second terminal of the fourth transistor is electrically connected to the gate of the first transistor. A gate of the fourth transistor is electrically connected to a gate of the second transistor. A first terminal of the fifth transistor is electrically connected to a fifth wiring. A second terminal of the fifth transistor is electrically connected to the gate of the second transistor. A gate of the fifth transistor is electrically connected to a sixth wiring. A first terminal of the sixth transistor is electrically connected to the third wiring. A second terminal of the sixth transistor is electrically connected to the gate of the second transistor. A gate of the sixth transistor is electrically connected to the fourth wiring.

(7) One embodiment of the present invention can be a semiconductor device in which a first signal is input to the fourth wiring, a second signal is output from the second wiring, and the amplitude voltage of the second signal is higher than that of the first signal.

(8) One embodiment of the present invention can be a semiconductor device in which the first signal is a digital signal, the second signal is a digital signal, the second signal is high when the first signal is high, and the second signal is low when the first signal is low.

(9) One embodiment of the present invention can be a semiconductor device in which the fourth wiring is electrically connected to a shift register circuit.

(10) Note that size, the thickness of layers, or regions in the drawings are sometimes exaggerated for simplicity. Therefore, the present invention is not limited to such scales.

(11) Note that the drawings are schematic views showing ideal examples, and the present invention is not limited to shape or value shown in the drawings. For example, the drawings can include the following: variations in shape due to a manufacturing technique or dimensional deviation; or variations in signal, voltage, or current due to noise or difference in timing.

(12) Technical terms are often used in order to describe a specific embodiment or the like. Note that one embodiment of the present invention is not construed as being limited by the technical terms.

(13) Note that terms which are not defined (including terms used for science and technology, such as technical terms or academic parlance) can be used as the terms which have meaning equal to general meaning that an ordinary person skilled in the art understands. It is preferable that terms defined by dictionaries or the like be construed as consistent meaning with the background of related art.

(14) One embodiment of the present invention can reduce the drive voltage of a driver circuit and achieve low power consumption.

Description

BRIEF DESCRIPTION OF THE DRAWINGS

- (1) FIG. 1 shows an example of the circuit diagram of a semiconductor device in Embodiment 1.
- (2) FIG. 2 is an example of the diagram showing the operation of the semiconductor device in Embodiment 1.
- (3) FIGS. 3A and 3B are each an example of the schematic view for describing the operation of the semiconductor device in Embodiment 1.
- (4) FIGS. 4A and 4B are each an example of the schematic view for describing the operation of the semiconductor device in Embodiment 1.
- (5) FIGS. 5A and 5B are each an example of the circuit diagram of the semiconductor device in Embodiment 1.
- (6) FIGS. 6A and 6B are each an example of the circuit diagram of the semiconductor device in Embodiment 1.
- (7) FIGS. 7A and 7B are each an example of the circuit diagram of the semiconductor device in Embodiment 1.
- (8) FIGS. 8A and 8B are each an example of the circuit diagram of the semiconductor device in Embodiment 1.
- (9) FIGS. 9A and 9B are each an example of the circuit diagram of the semiconductor device in Embodiment 1.
- (10) FIGS. 10A and 10B are each an example of the circuit diagram of the semiconductor device in Embodiment 1.
- (11) FIG. 11 is an example of the circuit diagram of a semiconductor device in Embodiment 2.
- (12) FIG. 12 is an example of the timing chart for describing the operation of the semiconductor device in Embodiment 2.
- (13) FIGS. 13A to 13C are each an example of the timing chart for describing the operation of the semiconductor device in Embodiment 2.
- (14) FIG. 14 is an example of the timing chart for describing the operation of the semiconductor device in Embodiment 2.
- (15) FIG. 15 is an example of the circuit diagram of the semiconductor device in Embodiment 2.
- (16) FIG. 16 is an example of the timing chart for describing the operation of the semiconductor device in Embodiment 2.
- (17) FIGS. 17A to 17D are each an example of the block diagram of a display device in Embodiment 3, and FIG. 17E is an example of the circuit diagram of a pixel in Embodiment 3.
- (18) FIG. 18A is an example of the circuit diagram of a semiconductor device in Embodiment 4, FIG. 18B is an example of the timing chart for describing the operation of the semiconductor device in Embodiment 4, and FIGS. 18C and 18D are each an example of the block diagram of a display in Embodiment 4.
- (19) FIGS. 19A to 19C are each an example of the cross-sectional view of a semiconductor device in Embodiment 5.
- (20) FIG. 20A is an example of the top view of a display device in Embodiment 6, and FIGS. 20B and 20C are each an example of the cross-sectional view of the display device in Embodiment 6.
- (21) FIGS. 21A to 21E are each an example of the view showing a manufacturing process of a semiconductor device in Embodiment 7.
- (22) FIGS. 22A to 22H are each an example of the view showing an electronic appliance in Embodiment 8.

(23) FIGS. 23A to 23H are each an example of the diagram showing an electronic appliance in Embodiment 8.

DETAILED DESCRIPTION OF THE INVENTION

(24) Hereinafter, embodiments will be described with reference to drawings. However, the embodiments can be implemented with various modes. It will be readily appreciated by those skilled in the art that modes and details can be changed in various ways without departing from the spirit and scope of the present invention. Therefore, this invention is not interpreted as being limited to the description of the embodiments below. Note that in structures of the invention described below, the same portions or portions having similar functions are denoted by the same reference numerals, and description thereof is not repeated.

(25) Note that what is described (or part thereof) in one embodiment can be applied to, combined with, or exchanged with another content in the same embodiment and/or what is described (or part thereof) in another embodiment or other embodiments.

(26) Note that terms such as “first”, “second”, “third”, and the like are used for distinguishing various elements, members, regions, layers, and areas from others. Therefore, the terms such as “first”, “second”, “third”, and the like do not limit the number of the elements, members, regions, layers, areas, or the like. Further, for example, “first” can be replaced with “second”, “third”, or the like.

Embodiment 1

(27) In this embodiment, an example of a semiconductor device and an example of the driving method of the semiconductor device will be described. In particular, an example of a level shifter circuit and an example of the driving method of the level shifter circuit will be described.

(28) First, an example of a semiconductor device in this embodiment will be described.

(29) FIG. 1 shows an example of a semiconductor device. A circuit **100** includes a circuit **110** and a circuit **120**. The circuit **110** is connected to a wiring **11**, a wiring **13**, a wiring **14**, a wiring **16**, and a circuit **120**. The circuit **120** is connected to the wiring **11**, a wiring **12**, a wiring **15**, the wiring **16**, and the circuit **110**. However, one example of this embodiment is not limited to this. For example, the circuit **100**, the circuit **110**, and the circuit **120** can be connected to various wirings according to its configuration.

(30) The circuit **110** includes a transistor **111** and a transistor **112**. The circuit **120** includes a transistor **121**, a transistor **122**, a transistor **123**, and a transistor **124**. A first terminal of the transistor **121** is connected to the wiring **15**. A second terminal of the transistor **121** is connected to the wiring **12**. A first terminal of the transistor **122** is connected to the wiring **16**. A second terminal of the transistor **122** is connected to the wiring **12**. A first terminal of the transistor **123** is connected to the wiring **15**. A second terminal of the transistor **123** is connected to a gate of the transistor **121**. A gate of the transistor **123** is connected to the wiring **11**. A first terminal of the transistor **124** is connected to the wiring **16**. A second terminal of the transistor **124** is connected to the gate of the transistor **121**. A gate of the transistor **124** is connected to a gate of the transistor **122**. A first terminal of the transistor **111** is connected to the wiring **14**. A second terminal of the transistor **111** is connected to the gate of the transistor **122**. A gate of the transistor **111** is connected to the wiring **13**. A first terminal of the transistor **112** is connected to the wiring **16**. A second terminal of the transistor **112** is connected to the gate of the transistor **122**. A gate of the transistor **112** is connected to the wiring **11**.

(31) Note that the connecting point of the second terminal of the transistor **111**, the second terminal of the transistor **112**, the gate of the transistor **122**, and the gate of the transistor **124** is referred to as a node A. The connecting point of the gate of the transistor **121**, the second terminal of the transistor **123**, and the second terminal of the transistor **124** is referred to as a node B.

(32) Note that the transistor **111**, the transistor **112**, and the transistors **121** to **124** are n-channel transistors. N-channel transistors are turned on when a potential difference between the gate and the source gets higher than the threshold voltage. Thus, the semiconductor device in this

embodiment can be formed using a transistor including an amorphous semiconductor, a microcrystalline semiconductor, an oxide semiconductor, an organic semiconductor, or the like. Preferably, the semiconductor device in this embodiment is formed using a transistor including an oxide semiconductor, in particular. This is because the mobility of the transistor can be increased by using an oxide semiconductor for a semiconductor layer. Thus, the semiconductor device in this embodiment can be easily applied to a high-resolution display device or a large display device. However, one example of this embodiment is not limited to this. For example, all of the transistor **111**, the transistor **112**, and the transistors **121** to **124** can be p-channel transistors. P-channel transistors are turned on when a potential difference between the gate and the source gets lower than the threshold voltage.

(33) Note that a thin film transistor is an element having at least three terminals: a gate, a drain, and a source. In addition, a thin film transistor has a channel region between the drain (drain region or drain electrode) and the source (source region or source electrode) and can conduct current through the drain, the channel region, and the source. Here, the source and the drain of the transistor change depending on the structure, the operating condition, and the like of the transistor, and thus it is difficult to define which is a source or a drain. Therefore, a portion functioning as a source or a drain is not called a source or a drain in some cases. In that case, one of a source and a drain might be referred to as a first terminal, a first electrode, or a first region, and the other one of the source and the drain might be referred to as a second terminal, a second electrode, or a second region, for example.

(34) Note that an explicit description “X and Y are connected” indicates the case where X and Y are electrically connected, the case where X and Y are connected in terms of the function, the case where X and Y are directly connected, or the like. Here, each of X and Y denotes an object (e.g., a device, an element, a circuit, a wiring, an electrode, a terminal, a conductive film, a layer, or the like). Therefore, such a description is not limited to a predetermined connection relation, e.g. connection relation shown in a drawing or text, and includes connection relation other than connection relation shown in a drawing or text.

(35) A voltage VDD1 is input to the wiring **14**. The voltage VDD1 has a constant value and has a higher value than the ground voltage. Therefore, the wiring **14** serves as a power supply line or a positive power supply line. A voltage VDD2 is input to the wiring **15**. The voltage VDD2 has a constant value and has a higher value than the voltage VDD1. Therefore, the wiring **15** serves as a power supply line or a positive power supply line. A voltage VSS is input to the wiring **16**. The voltage VSS has a constant value and has a lower value than the voltage VDD1. Therefore, the wiring **16** serves as a power supply line or a negative power supply line. However, one example of this embodiment is not limited to this. For example, a signal can be input to the wiring **14**, the wiring **15** and/or the wiring **16**. In such a case, the wiring **14**, the wiring **15** and/or the wiring **16** can serve as a signal line. For another example, the voltage VSS can be approximately the same as the ground voltage. Therefore, the wiring **16** can serve as a ground line or a ground.

(36) A signal IN1 is input to the wiring **11**. The signal IN1 is a digital signal. In addition, the potential of the signal IN1 at a high level is approximately VDD1, and the potential of the signal IN1 at a low level is approximately VSS. Therefore, the wiring **11** serves as a signal line. A signal IN2 is input to the wiring **13**. The signal IN2 is a digital signal. In addition, the potential of the signal IN2 at a high level is approximately VDD1, and the potential of the signal IN2 at a low level is approximately VSS. Therefore, the wiring **13** serves as a signal line. However, one example of this embodiment is not limited to this. For example, a voltage (e.g., the voltage VDD1 or the voltage VDD2) can be input to the wiring **13**. Thus, the signal IN2 can be omitted, thereby reducing the number of signals and wirings and reducing power consumption.

(37) A signal OUT is output from the wiring **12**. The signal OUT is a digital signal and is the output signal of the circuit **100**. In addition, the potential of the signal OUT at a high level is approximately VDD2, and the potential of the signal OUT at a low level is approximately VSS,

that is, the amplitude voltage of the signal OUT is higher than that of the signal IN1. Therefore, the wiring **12** serves as a signal line.

(38) Next, an example of the operation of the semiconductor device in this embodiment will be described.

(39) FIG. **2** is a diagram showing the operation of the semiconductor device in this embodiment. The semiconductor device in this embodiment can perform the first to fourth operations by combining the signal IN1 and the signal IN2 at a high level or low level. The first to fourth operations will be described. However, one example of this embodiment is not limited to this. For example, the semiconductor device in this embodiment can perform more operations by changing the potential of the wiring **14**, the wiring **15** and/or the wiring **16**.

(40) First, the first operation will be described (see FIG. **3A**). In the first operation, the signal IN1 goes high and the signal IN2 goes low. Consequently, the transistor **111** is turned off and the transistor **112** is turned on, so that electrical continuity between the node A and the wiring **16** is established. Then, the potential of the wiring **16** (the voltage VSS) is supplied to the node A, and thus the potential of the node A (referred to as a potential V_a) becomes approximately VSS. Consequently, the transistor **124** is turned off. At that time, the transistor **123** is turned on, so that electrical continuity between the node B and the wiring **15** is established. Then, the potential of the wiring **15** (e.g., the voltage VDD2) is supplied to the node B, and thus the potential of the node B (referred to as V_b) starts to increase. After that, the potential of the node B becomes $VSS + V_{th121}$ (V_{th121} : the threshold voltage of the transistor **121**), and thus the transistor **121** is turned on. At that time, the transistor **122** is turned off, so that electrical continuity between the wiring **12** and the wiring **15** is established. Then, the potential of the wiring **15** (e.g., the voltage VDD2) is supplied to the wiring **12**, and thus the potential of the wiring **12** (the signal OUT) starts to increase. After that, the potential of the node B and the potential of the wiring **12** keep further increasing. Then, the potential of the node B becomes a value obtained by subtracting the threshold voltage of the transistor **123** (V_{th123}) from the potential of the gate of the transistor **123** (the voltage VDD1). Then, the transistor **123** is turned off, so that electrical continuity between the wiring **15** and the node B is broken. Consequently, the node B becomes floating. At that time, the potential of the wiring **12** keeps increasing. Consequently, the potential of the node B further increases from $VDD1 - V_{th123}$ because of parasitic capacitance which occurs between the gate and second terminal of the transistor **121**. Then, the potential of the node B becomes $VDD2 + V_{th121} + V_1$ (V_1 : a positive number). This is so-called a bootstrap operation. Consequently, the potential of the wiring **12** can increase to VDD2. Thus, the signal OUT goes high.

(41) Second, the second operation will be described (see FIG. **3B**). In the second operation, the signal IN1 goes low and the signal IN2 goes high. Consequently, the transistor **111** is turned on and the transistor **112** is turned off, so that electrical continuity between the node A and the wiring **14** is established. Then, the potential of the wiring **14** (the voltage VDD1) is supplied to the node A, and thus the potential of the node A increases. After that, the potential of the node A becomes a value (referred to as $VDD1 - V_{th111}$) obtained by subtracting the threshold voltage of the transistor **111** (V_{th111}) from the potential of the gate of the transistor **111** (the signal IN2 at a high level). Then, the transistor **111** is turned off, so that electrical continuity between the wiring **14** and the node A is broken. Thus, the node A becomes floating, and thus the potential of the node A is kept approximately $VDD1 - V_{th111}$. Consequently, the transistor **124** is turned on. At that time, the transistor **123** is turned off, so that electrical continuity between the node B and the wiring **16** is established. Then, the potential of the wiring **16** (the voltage VSS) is supplied to the node B, and thus the potential of the node B becomes approximately VSS. Consequently, the transistor **121** is turned off. At that time, the transistor **122** is turned on, so that electrical continuity between the wiring **12** and the wiring **16** is established. Then, the potential of the wiring **16** (the voltage VSS) is supplied to the wiring **12**, and thus the potential of the wiring **12** (the signal OUT) becomes approximately VSS. Thus, the signal OUT goes low.

(42) Next, the third operation will be described (see FIG. 4A). In the third operation, the signal IN1 goes high and the signal IN2 goes high. Consequently, the transistor **111** is turned on and the transistor **112** is turned on, so that electrical continuity between the node A and the wiring **14**, and electrical continuity between the node A and the wiring **16** are established. Then, the potential of the wiring **14** (the voltage VDD1) and the potential of the wiring **16** (the voltage VSS) are supplied to the node A, and thus the potential of the node A becomes a value intermediate between VSS and VDD1. This potential of the node A is determined by the current capability of the transistor **111** and the current capability of the transistor **112**. Here the current capability of the transistor **112** is higher than that of the transistor **111**. Therefore, preferably, the potential of the node A is a value nearer to VSS than VDD1. More preferably, the potential of the node A is a value lower than $VSS + V_{th124}$ (V_{th124} : the threshold voltage of the transistor **124**) or lower than $VSS + V_{th122}$ (V_{th122} : the threshold voltage of the transistor **122**). Consequently, the transistor **124** is turned off. At that time, the transistor **123** is turned on, so that electrical continuity between the node B and the wiring **15** is established. Then, the potential of the wiring **15** (e.g., the voltage VDD2) is supplied to the node B, and thus the potential of the node B (which potential is referred to as Vb) starts to increase. After that, the potential of the node B becomes $VSS + V_{th121}$ (V_{th121} : the threshold voltage of the transistor **121**), and thus the transistor **121** is turned on. At that time, the transistor **122** is turned off, so that electrical continuity between the wiring **12** and the wiring **15** is established. Then, the potential of the wiring **15** (e.g., the voltage VDD2) is supplied to the wiring **12**, and thus the potential of the wiring **12** (the signal OUT) starts to increase. After that, the potential of the node B and the potential of the wiring **12** keep further increasing. Then, the potential of the node B becomes a value obtained by subtracting the threshold voltage of the transistor **123** (V_{th123}) from the potential of the gate of the transistor **123** (the voltage VDD1). Then, the transistor **123** is turned off, so that electrical continuity between the wiring **15** and the node B is broken. Consequently, the node B becomes floating. At that time, the potential of the wiring **12** keeps increasing. Consequently, the potential of the node B further increases from $VDD1 - V_{th123}$ because of parasitic capacitance which occurs between the gate and second terminal of the transistor **121**. Then, the potential of the node B becomes $VDD2 + V_{th121} + V1$ ($V1$: a positive number). This is so-called a bootstrap operation. Consequently, the potential of the wiring **12** can increase to VDD2. Thus, the signal OUT goes high.

(43) Next, the fourth operation will be described (see FIG. 4B). In the fourth operation, the signal IN1 goes low and the signal IN2 goes low. Consequently, the transistor **111** is turned off and the transistor **112** is turned off, so that the node A becomes floating. Then, the potential of the node A remains at the same state as in the operation prior to the fourth operation. For example, suppose that the semiconductor device performs the first operation or the third operation prior to the fourth operation. In this case, the potential of the node A becomes approximately VSS. Then, suppose that the semiconductor device performs the second operation prior to the fourth operation. In this case, the potential of the node A becomes approximately $VDD1 - V_{th111}$. Here, the semiconductor device performs the second operation prior to the fourth operation. Consequently, the potential of the node A is thus maintained at approximately $VDD1 - V_{th111}$. Consequently, the transistor **124** is turned on. At that time, the transistor **123** is turned off, so that electrical continuity between the node B and the wiring **16** is established. Then, the potential of the wiring **16** (the voltage VSS) is supplied to the node B, and thus the potential of the node B becomes approximately VSS. Consequently, the transistor **121** is turned off. At that time, the transistor **122** is turned on, so that electrical continuity between the wiring **12** and the wiring **16** is established. Then, the potential of the wiring **16** (the voltage VSS) is supplied to the wiring **12**, and thus the potential of the wiring **12** (the signal OUT) becomes approximately VSS. Thus, the signal OUT goes low.

(44) As described above, in the semiconductor device in this embodiment, the amplitude voltage of the signal IN1 can be increased to be output. Specifically, the amplitude voltage of the signal IN1 can be increased to be output. This decreases the amplitude voltage of a circuit (a shift register

circuit, a decoder circuit, or the like) which outputs the signal IN1 to the semiconductor device in this embodiment. Consequently, the power consumption of the circuit can be reduced.

Alternatively, a voltage applied to a transistor in the circuit can be reduced. This suppresses degradation of the transistor or damage to the transistor.

(45) Alternatively, the timing of inverting the signal OUT can be approximately the same as the timing of inverting the signal IN1. Thus, the wiring 12 does not need to have an inverter circuit or the like. This achieves the reduction in power consumption, the reduction in circuit size, or the reduction in layout area.

(46) Alternatively, in the first operation, when the signal IN1 is high, the signal IN2 goes low, thereby preventing flow-through current which occurs between the wiring 14 and the wiring 16. This reduces the power consumption.

(47) Note that although the first to fourth operations have been described, the semiconductor device in this embodiment does not need to perform all the operations. The semiconductor device in this embodiment can select only a necessary operation from these operations and perform the selected operation.

(48) Next, a structure of the semiconductor device in this embodiment, which structure is different from that in FIG. 1 will be described.

(49) In the semiconductor device in FIG. 1, the first terminal of the transistor 111 can be connected to a wiring other than the wiring 14 as shown in FIGS. 5A and 5B. FIG. 5A shows an example of the semiconductor device in which the first terminal of the transistor 111 is connected to the wiring 15. In this structure, the voltage VDD1 can be omitted. Alternatively, a potential difference applied between the source and drain of the transistor 111 (V_{ds}) can be increased; thus, the rise time of the potential of the node A can be shortened. FIG. 5B shows an example of the semiconductor device in which the first terminal of the transistor 111 is connected to the wiring 13. In this structure, the voltage VDD1 can be omitted. Alternatively, the transistor 111 can be reverse-biased, so that degradation of the transistor 111 can be suppressed. However, one example of this embodiment is not limited to this. For example, the first terminal of the transistor 111 can be connected to a wiring to which an inverted signal of the signal IN1 is input.

(50) In the semiconductor devices in FIG. 1 and FIGS. 5A and 5B, the gate of the transistor 111 can be connected to a wiring other than the wiring 13 as shown in FIGS. 6A and 6B. FIG. 6A shows an example of the semiconductor device in which the gate of the transistor 111 is connected to the wiring 15. In this structure, the signal IN2 can be omitted. This reduces the power consumption. FIG. 6B shows an example of the semiconductor device in which the gate of the transistor 111 is connected to the wiring 14. In this structure, the signal IN2 can be omitted. This reduces the power consumption. However, one example of this embodiment is not limited to this. For example, the gate of the transistor 111 can be connected to a wiring to which an inverted signal of the signal IN1 is input.

(51) In the semiconductor devices in FIG. 1, FIGS. 5A and 5B, and FIGS. 6A and 6B, the first terminal of the transistor 111 can be connected to a wiring other than the wiring 14, and the gate of the transistor 111 can be connected to a wiring other than the wiring 13 as shown in FIG. 7A. FIG. 7A shows an example of the semiconductor device in which the first terminal of the transistor 111 is connected to the wiring 13, and the gate of the transistor 111 is connected to the wiring 14. In this structure, the potential of the node A can be increased in the second operation, and the potential of the node A can be decreased in the fourth operation. Thus, the transistor 122 and the transistor 124 are turned on in the second operation, and the transistor 122 and the transistor 124 are turned off in the fourth operation. Thus, the time over which the transistor 122 and the transistor 124 are on can be shortened. This suppresses degradation of the transistor 122 and the transistor 124.

(52) In the semiconductor devices in FIG. 1, FIGS. 5A and 5B, FIGS. 6A and 6B, and FIG. 7A, the first terminal of the transistor 123 can be connected to a wiring other than the wiring 15 as shown in FIG. 7B and FIG. 8A. FIG. 7B shows an example of the semiconductor device in which the first

terminal of the transistor **123** is connected to a wiring **13B**. A signal IN2B is input to the wiring **13B**. The signal IN2B is an inverted signal of the signal IN2. Thus, the transistor **123** can be reverse-biased, so that degradation of the transistor can be suppressed. FIG. **8A** shows an example of the semiconductor device in which the first terminal of the transistor **123** is connected to the wiring **11**. In this structure, a potential difference applied between the source and drain of the transistor **123** (V_{ds}) can be decreased in the second operation and the fourth operation. Thus, degradation of the transistor **123** can be suppressed. Alternatively, the off state current of the transistor **123** can be reduced, thereby reducing the power consumption. However, one example of this embodiment is not limited to this. For example, the first terminal of the transistor **123** can be connected to the wiring **14**.

(53) Note that when the first terminal of the transistor **123** is connected to the wiring **11**, the gate of the transistor **123** can be connected to a wiring other than the wiring **11** as shown in FIG. **8B**. FIG. **8B** shows an example of the semiconductor device in which the gate of the transistor **123** is connected to the wiring **14**. However, one example of this embodiment is not limited to this. The gate of the transistor **123** can be connected to the wiring **15**, a wiring to which an inverted signal of the signal IN2 is input, or a wiring to which a signal which is not in phase with the signal IN2.

(54) In the semiconductor device in FIG. **1**, FIGS. **5A** and **5B**, FIGS. **6A** and **6B**, FIGS. **7A** and **7B**, and FIGS. **8A** and **8B**, a capacitor **125** can be provided between the gate and second terminal of the transistor **121** as shown in FIG. **9A**. Thus, the potential of the node B can be further increased in the first operation and the second operation. Therefore, a potential difference between the gate and source of the transistor **121** (V_{gs}) can be increased, so that the rise time of the signal OUT can be shortened.

(55) In the semiconductor device in FIG. **1**, FIGS. **5A** and **5B**, FIGS. **6A** and **6B**, FIGS. **7A** and **7B**, FIGS. **8A** and **8B**, and FIG. **9A**, a capacitor **126** can be provided between the node A and the wiring **16** as shown in FIG. **9B**. Thus, fluctuations of the potential of the node A, noise at the node A, or the like can be suppressed, so that the potential of the node A can be easily maintained. However, one example of this embodiment is not limited to this. For example, the capacitor **126** can be connected between the node A and a wiring other than the wiring **16** (e.g., the wiring **13**, the wiring **14**, the wiring **15**, or the like). In particular, by connecting the capacitor **126** between the node A and the wiring **13**, the potential of the node A can be changed in synchronism with the signal IN2. Thus, the time over which the transistor **122** and the transistor **124** are on can be shortened.

(56) In the semiconductor devices in FIG. **1**, FIGS. **5A** and **5B**, FIGS. **6A** and **6B**, FIGS. **7A** and **7B**, FIGS. **8A** and **8B**, and FIGS. **9A** and **9B**, the transistors can be connected to different wirings as shown in FIG. **10A**. FIG. **10A** shows an example of the semiconductor device in which the first terminal of the transistor **112**, the second terminal of the transistor **124**, and the second terminal of the transistor **122** are connected to different wirings. The wiring **16** is divided into a plurality of wirings: wirings **16A** to **16C**. The first terminal of the transistor **112**, the second terminal of the transistor **124**, and the second terminal of the transistor **122** are connected to the wiring **16A**, the wiring **16B**, and the wiring **16C**, respectively. However, one example of this embodiment is not limited to this. For example, also the first terminal of the transistor **121** and the first terminal of the transistor **123** can be connected to different wirings. In this case, the wiring **15** can be divided into two wirings.

(57) In the semiconductor devices in FIG. **1**, FIGS. **5A** and **5B**, FIGS. **6A** and **6B**, FIGS. **7A** and **7B**, FIGS. **8A** and **8B**, FIGS. **9A** and **9B**, and FIG. **10A**, a transistor can be replaced with a resistor, a diode, a capacitor, or the like as shown in FIG. **10B**. FIG. **10B** shows an example of the semiconductor device in which the transistor **111** is replaced with a diode **111d**. One electrode (e.g. the anode) of the diode **111d** is connected to the wiring **13**, and the other electrode (e.g. the cathode) is connected to the node A. However, one example of this embodiment is not limited to this. For example, the transistor **111** can be replaced with a resistor. The resistor can be connected between the node A and any one of the wirings **13** to **15**. For another example, one electrode (e.g.

the anode) of the transistor **123** can be connected to the wiring **11**, and the other electrode (e.g. the cathode) can be replaced with a diode connected to the node B. For another example, the diode can be a diode-connected transistor.

(58) Next, an example of the function of each circuit and an example of the function of each transistor will be described.

(59) The circuit **100** has a function of increasing the amplitude voltage of the signal IN1.

Alternatively, the circuit **100** has a function of increasing the potential of the signal IN1 at a high level. Alternatively, the circuit **100** has a function of inverting the signal OUT when the signal IN1 is inverted. Alternatively, the circuit **100** has a function of setting the signal OUT high when the signal IN1 goes high. Alternatively, the circuit **100** has a function of setting the signal OUT low when the signal IN1 goes low. Thus, the circuit **100** serves as a level shifter circuit.

(60) Note that by setting the voltage VDD2 smaller than the voltage VDD1, the potential of the signal OUT at a high level can be made lower than the potential of the signal IN1 or IN2 at a high level. In this case, the circuit **100** has a function of decreasing the amplitude voltage of the signal IN1.

(61) The circuit **110** has a function of inverting the signal IN1. Alternatively the circuit **110** has a function of decreasing the potential of the node A when the signal IN1 goes high. Alternatively, the circuit **110** has a function of increasing the potential of the node A when the signal IN1 goes low. Alternatively, the circuit **110** has a function of setting the node A floating. Thus, the circuit **110** serves as an inverter circuit.

(62) The circuit **120** has a function of increasing the amplitude voltage of the signal IN1.

Alternatively, the circuit **120** has a function of increasing the potential of the signal IN1 at a high level. Alternatively, the circuit **120** has a function of inverting the signal OUT when the signal IN1 is inverted. Alternatively, the circuit **120** has a function of setting the signal OUT high when the signal IN1 goes high. Alternatively, the circuit **120** has a function of setting the signal OUT low when the signal IN1 goes low. Thus, the circuit **120** serves as a level shifter circuit.

(63) The transistor **111** has a function of controlling electrical continuity between the wiring **14** and the node A. Alternatively, the transistor **111** has a function of controlling the timing of supplying the potential of the wiring **14** to the node A. Alternatively, the transistor **111** has a function of controlling the timing of increasing the potential of the node A. Alternatively, the transistor **111** has a function of controlling the timing of setting the node A floating. Thus, the transistor **111** serves as a switch.

(64) The transistor **112** has a function of controlling electrical continuity between the wiring **16** and the node A. Alternatively, the transistor **112** has a function of controlling the timing of supplying the potential of the wiring **16** to the node A. Alternatively, the transistor **112** has a function of controlling the timing of decreasing the potential of the node A. Thus, the transistor **112** serves as a switch.

(65) The transistor **121** has a function of controlling electrical continuity between the wiring **15** and the wiring **12**. Alternatively, the transistor **121** has a function of controlling the timing of supplying the potential of the wiring **15** to the wiring **12**. Alternatively, the transistor **121** has a function of controlling the timing of increasing the potential of the wiring **12**. Alternatively, the transistor **121** has a function of controlling the timing of performing a bootstrap operation. Alternatively, the transistor **121** has a function of controlling the timing of increasing the potential of the node B. Thus, the transistor **121** serves as a switch.

(66) The transistor **122** has a function of controlling electrical continuity between the wiring **16** and the wiring **12**. Alternatively, the transistor **122** has a function of controlling the timing of supplying the potential of the wiring **16** to the wiring **12**. Alternatively, the transistor **122** has a function of controlling the timing of decreasing the potential of the wiring **12**. Thus, the transistor **122** serves as a switch.

(67) The transistor **123** has a function of controlling electrical continuity between the wiring **15** and

the node B. Alternatively, the transistor **123** has a function of controlling the timing of supplying the potential of the wiring **14** to the node B. Alternatively, the transistor **123** has a function of controlling the timing of increasing the potential of the node B. Alternatively, transistor **123** has a function of controlling the timing of setting the node B floating. Thus, the transistor **123** serves as a switch.

(68) The transistor **124** has a function of controlling electrical continuity between the wiring **16** and the node B. Alternatively, the transistor **124** has a function of controlling the timing of supplying the potential of the wiring **16** to the node B. Alternatively, the transistor **124** has a function of controlling the timing of decreasing the potential of the node B. Thus, the transistor **124** serves as a switch.

(69) Next, an example of the channel width of each transistor will be described.

(70) The channel width of the transistor **121** is preferably larger than that of the transistor **111**, the transistor **112**, and the transistors **122** to **124**. In other words, the channel width of the transistor **121** is preferably the largest among the channel widths of the transistors in the circuit **100**. This is because the transistor **121** drives the wiring **12** and thus needs a large drive capability. Note that the channel width of the transistor **121** is preferably twice to 10 times as large as that of the transistor **123**. More preferably, the channel width of the transistor **121** is three to eight times as large as that of the transistor **123**. Much more preferably, the channel width of the transistor **121** is four to six times as large as that of the transistor **123**.

(71) The channel width of the transistor **122** is preferably larger than that of the transistor **111**, the transistor **112**, the transistors **123**, and the transistor **124**. This is because the transistor **122** drives the wiring **12** and thus needs a large drive capability. Note that the channel width of the transistor **122** is preferably twice to 30 times as large as that of the transistor **124**. More preferably, the channel width of the transistor **122** is 4 to 15 times as large as that of the transistor **124**. Much more preferably, the channel width of the transistor **121** is 6 to 10 times as large as that of the transistor **124**.

(72) Note that the channel width of the transistor **122** can be larger than that of the transistor **121**.

(73) The channel width of the transistor **123** is preferably larger than that of the transistor **124**. This is in order for the potential of the node B to increase even when the transistor **123** and the transistor **124** are turned on at the same time in the first operation and the third operation because of difference in timing. Note that the channel width of the transistor **123** is preferably 1.5 to 10 times as large as that of the transistor **124**. More preferably, the channel width of the transistor **123** is twice to eight times as large as that of the transistor **124**. Much more preferably, the channel width of the transistor **123** is 2.5 to 5 times as large as that of the transistor **124**.

(74) Note that the current capability of a transistor can be controlled by the channel width of the transistor. Specifically, the larger the channel width of the transistor, the more the current capability of the transistor is improved. However, a factor which controls the current capability of the transistor is not limited to the channel width of the transistor. For example, the current capability can be controlled by the channel length of the transistor or a potential difference between the gate and source of the transistor (V_{gs}). Specifically, the smaller the channel length of the transistor, the more the current capability of the transistor is improved. In addition, the larger the potential difference between the gate and source of the transistor (V_{gs}), the more the current capability of the transistor is improved. Additionally, the current capability can be decreased by a multi-gate transistor.

(75) As described above, there is a plurality of methods of controlling the current capability of a transistor. Consequently, in the case where a method of controlling a channel width is shown below as an example of the method of controlling the current capability of the transistor, such a channel width can be referred to as a channel length or a potential difference between the gate and source of a transistor (V_{gs}).

Embodiment 2

(76) In this embodiment, an example of a semiconductor device and an example of a driving method of the semiconductor device will be described. The semiconductor device in this embodiment includes the semiconductor device in Embodiment 1.

(77) First, an example of the semiconductor device in this embodiment will be described.

(78) FIG. 11 shows an example of the semiconductor device in this embodiment. A semiconductor device in FIG. 11 includes a circuit 300, a circuit 400, and a circuit 500. The circuit 400 includes circuits 401_1 to 401_m (m is a natural number). In addition, the semiconductor device in Embodiment 1 can be used as each of the circuits 401_1 to 401_m. In FIG. 11, the semiconductor device in FIG. 1 can be used as each of the circuits 401_1 to 401_m. The circuit 500 includes a circuit 501 and a circuit 502.

(79) The circuit 300 is connected to wirings 21_1 to 21_m, a wiring 23, wirings 24_1 to 24_4, a wiring 25, and a wiring 27. The circuit 400 is connected to the wirings 21_1 to 21_m, wirings 22_1 to 22_m, the wirings 24_1 to 24_4, the wiring 25, a wiring 26, and the wiring 27. The circuit 401_i (i is any one of 1 to m) is connected to the wiring 21_i, the wiring 22_i, any one of the wirings 24_1 to 24_4, the wiring 25, the wiring 26, and the wiring 27. Further, in the circuit 401_i, the wiring 11, the wiring 12, the wiring 13, the wiring 14, the wiring 15, and the wiring 16 are connected to the wiring 21_i, the wiring 22_i, any one of the wirings 24_1 to 24_4, the wiring 25, the wiring 26, and the wiring 27, respectively. The circuit 500 is connected to the wiring 23, the wirings 24_1 to 24_4, the wiring 25, the wiring 26, and the wiring 27. The circuit 501 is connected to the wiring 23 and the wirings 24_1 to 24_4. The circuit 502 is connected to the wiring 25, the wiring 26, and the wiring 27.

(80) Note that when it is assumed that the circuit 401_i is connected to the wiring 24_1, the circuit 401_{i+1}, the circuit 401_{i+2}, and the circuit 401_{i+3} are often connected to the wiring 24_2, the wiring 24_3, and the wiring 24_4, respectively. Alternatively, the circuit 401_{i-3}, the circuit 401_{i-2}, and the circuit 401_{i-1} are often connected to the wiring 24_2, the wiring 24_3, and the wiring 24_4, respectively.

(81) Note that the circuit 401_i is preferably connected to one of the wirings 24_1 to 24_4, whose potential goes low in a period in which the signal SOUTi goes high. Thus, a period in which the transistor 111 and the transistor 112 are turned on at the same time can be omitted. This reduces the power consumption.

(82) The circuit 500 has a function of controlling the timing of supplying a signal, a voltage, or the like to the circuits 300 and 400. Further, the circuit 500 has a function of controlling the timing of when the circuit 300 and the circuit 400 operate. In other words, the circuit 500 serves as a controller.

(83) The circuit 501 has a function of controlling the timing of outputting a signal SP, a signal CK1, a signal CK2, a signal CK3, and a signal CK4 to the wiring 23, the wiring 24_1, the wiring 24_2, the wiring 24_3, and the wiring 24_4, respectively. In other words, the circuit 501 serves as a signal-generating circuit (also referred to as a timing generator). Therefore, the circuit 501 can include a switch, a diode, a transistor, an oscillator circuit, a clocked generator, a PLL circuit and/or a frequency divider circuit.

(84) The signal SP, the signal CK1, the signal CK2, the signal CK3, and the signal CK4 are often digital signals as shown in FIG. 12. The potential of these signals at a high level is approximately VDD1, and the potential of these signals at a low level is approximately VSS. In addition the signal SP serves as a start pulse (also referred to as a horizontal synchronizing signal or a vertical synchronizing signal). Therefore, the wiring 23 serves as a signal line (also referred to as a start signal line). The signals CK1 to CK4 each function as a clock signal. Each of the signals CK1 to CK4 is out of phase with the subsequent clock signal by ¼ cycle (90°). Therefore, the wiring 24_1 to 24_4 serve as clock signal lines (also referred to as signal lines).

(85) Note that the signals CK1 to CK4 are balanced signals as shown in FIG. 12. A balanced signal is a signal whose period in which the signal is high and whose period in which the signal is low in

one cycle have approximately the same length. However, one example of this embodiment is not limited to this. For example, the signals CK1 to CK4 can be unbalanced signals as shown in FIG. 13A. An unbalanced signal is a signal whose period in which the signal is high and whose period in which the signal is low in one cycle have different lengths. Here, the term “different” is used in consideration of the case except the case where the length of the periods is approximately equal to each other.

(86) Note that a single-phase clock signal can be used for the semiconductor device in this embodiment as shown in FIGS. 13B and 13C. In this case also, a clock signal can be either a balanced signal as shown in FIG. 13B or an unbalanced signal as shown in FIG. 13C. However, one example of this embodiment is not limited to this. For example, a three-phase clock signal or a five—or more phase clock signal can be used for the semiconductor device in this embodiment.

(87) The circuit 502 has a function of outputting the voltage VDD1, the voltage VDD2, and the voltage VSS to the wiring 25, the wiring 26, and the wiring 27, respectively. In other words, the circuit 502 serves as a power supply circuit (also referred to as a regulator). Therefore, the wiring 25 serves as a power supply line or a positive power supply line. The wiring 27 serves as a power supply line, a negative power supply line, a ground line. Therefore, the circuit 502 can include a switch, a transistor, a capacitor, a coil, a diode, a regulator, a DCDC converter and/or a booster circuit.

(88) Note that the circuit 500, the circuit 501, and the circuit 502 can supply various signals or voltages to the circuit 300 and the circuit 400 according to the configuration of the circuit 300 and the circuit 400.

(89) The circuit 300 has a function of controlling the timing of outputting signals SOUT1 to SOUTm according to a signal and a voltage from the circuit 500 (e.g., the signal SP, the signals CK1 to CK4, the voltage VDD1, and the voltage VSS). The signals SOUT1 to SOUTm are often digital signals, and the potential of the signals SOUT1 to SOUTm at a high level is approximately VDD1, and the potential of the signals SOUT1 to SOUTm at a low level is approximately VSS. In addition, the circuit 300 has a function of setting sequentially the signals SOUT1 to SOUTm high. In other words, the circuit 300 serves as a shift register circuit. However, one example of this embodiment is not limited to this. For example, the circuit 300 can have the function of setting the signals SOUT1 to SOUTm high in a predetermined order. Therefore, the circuit 300 can serve as a decoder circuit.

(90) Note that the signals SOUT1 to SOUTm are input to the circuit 400 via the wirings 21_1 to 21_m, respectively. For example, the signal SOUTi is input to the circuit 401_i via the wiring 21_i. Therefore, the wirings 21_1 to 21_m each serve as a signal line.

(91) Note that in a timing chart in FIG. 12, part of a period in which the signal SOUTi is high and part of a period in which the signal SOUTi−1 is high overlap with each other. Further, part of a period in which the signal SOUTi is high and part of a period in which the signal SOUTi+1 is high overlap with each other. Therefore, a period in which the signals SOUT1 to SOUTm are high can be longer. Thus, the drive frequency of the circuit 300 can be reduced, thereby reducing the power consumption. However, one example of this embodiment is not limited to this. For example, it is possible for periods in which the signals SOUT1 to SOUTm are high not to overlap with each other.

(92) The circuit 400 has a function of controlling the timing of outputting signals BOUT1 to BOUTm according to a signal from the circuit 300 (e.g., the signals SOUT1 to SOUTm), and a signal and voltage from the circuit 500 (e.g., the signals CK1 to CK4, the voltage VDD1, the voltage VDD2, and the voltage VSS). The signals BOUT1 to BOUTm are often digital signals, and the potential of the signals BOUT1 to BOUTm at a high level is approximately VDD2, and the potential of the BOUT1 to BOUTm at a low level is approximately VSS. In addition, the timing of when the signals BOUT1 to BOUTm are inverted is approximately the same as the timing of when the signals SOUT1 to SOUTm are inverted. In other words, the circuit 400 has a function of

increasing the amplitude voltage of the signals SOUT1 to SOUTm.

(93) Next, an example of the operation of the semiconductor device in this embodiment will be described.

(94) FIG. 14 is an example of the timing chart of the circuit 401_i. FIG. 14 shows the signal SOUT_i, the signal CK, the potential of the node A of the circuit 401_i, the potential of the node B of the circuit 401_i, and the signal BOUT_i. The signal CK is any one of the signal CK1 to CK4. The signal CK is a signal of the signal CK1 to CK4, which goes low when the signal SOUT_i goes high. In addition, the timing chart in FIG. 14 includes a period Ta, a period Tb, and a period Tc. In the timing chart in FIG. 14, there are, in addition to the period Ta, the period Tb and the period Tc which are provided in order.

(95) Note that the signal SOUT_i corresponds to the signal IN1 in FIG. 2. The signal CK corresponds to the signal IN2 in FIG. 2. The signal BOUT_i corresponds to the signal OUT in FIG. 2.

(96) First, in the period Ta, the signal SOUT_i goes high, and the signal CK goes low. Then, the circuit 400_i performs the first operation. Accordingly, the signal BOUT_i goes high. This raises the potential of the signal SOUT_i at a high level from VDD1 to VDD2.

(97) Next, in the period Tb, the signal SOUT_i goes low, and the signal CK goes high. Then, the circuit 400_i performs the second operation. Consequently, the signal BOUT_i goes low.

(98) Next, in the period Tc, the signal SOUT_i remains low, and the signal CK goes low. Then, the circuit 400_i performs the fourth operation. Further, since the previous period of the period Tc is the period Tb, the potential Va remains VDD1-Vth111. Consequently, the signal BOUT_i remains low.

(99) As described above, the semiconductor device in this embodiment can amplify the amplitude voltage of an output signal of the circuit 300 and then output the signal. This decreases the amplitude voltage of the circuit 300. Therefore, the power consumption of the circuit 300 can be reduced.

(100) Alternatively, the circuits 401₁ to 401_m each often perform any of the first operation, the second operation, and the fourth operation. Therefore, there is no period in which the transistor 111 and the transistor 112 are turned on at the same time, and the power consumption is thus reduced.

(101) Next, an example of the circuit 300 will be described.

(102) FIG. 15 shows an example of the circuit 300. The circuit 300 includes circuits 310₁ to 310_m. The circuit 310_i is connected to the wiring 21_i, the wiring 21_{i-1}, the wiring 21_{i+2}, three of the wirings 24₁ to 24₄, the wiring 25, and the wiring 27. However, the circuit 310₁ is often connected to the wiring 23 instead of the wiring 21_{i-1}.

(103) Each of the circuits 310₁ to 310_m includes a transistor 311, a transistor 312, a transistor 313, a transistor 314, a transistor 315, a transistor 316, a transistor 317, a transistor 318, and a transistor 319. A first terminal of the transistor 311 is connected to a wiring 33, and a second terminal of the transistor 311 is connected to a wiring 32. A first terminal of the transistor 312 is connected to a wiring 37, a second terminal of the transistor 312 is connected to the wiring 32, and a gate of the transistor 312 is connected to a wiring 35. A first terminal of the transistor 313 is connected to the wiring 37, and a second terminal of the transistor 313 is connected to the wiring 32. A first terminal of the transistor 314 is connected to the wiring 37, a second terminal of the transistor 314 is connected to a gate of the transistor 311, and a gate of the transistor 314 is connected to a gate of the transistor 313. A first terminal of the transistor 315 is connected to a wiring 36, a second terminal of the transistor 315 is connected to the gate of the transistor 311, and a gate of the transistor 315 is connected to a wiring 31. A first terminal of the transistor 316 is connected to the wiring 36, a second terminal of the transistor 316 is connected to the gate of the transistor 313, and a gate of the transistor 316 is connected to a wiring 38. A first terminal of the transistor 317 is connected to the wiring 36, and a gate of the transistor 317 is connected to the wiring 35. A first terminal of the transistor 318 is connected to the second terminal of the transistor

317, a second terminal of the transistor **318** is connected to the gate of the transistor **313**, and a gate of the transistor **318** is connected to a wiring **34**. A first terminal of the transistor **319** is connected to the wiring **37**, a second terminal of the transistor **319** is connected to the gate of the transistor **313**, and a gate of the transistor **319** is connected to the wiring **31**.

(104) Note that a connecting point of the gate of the transistor **311**, the second terminal of the transistor **314**, and the second terminal of the transistor **315** is referred to as a node C. A connecting point of the gate of the transistor **313**, the gate of the transistor **314**, the second terminal of the transistor **316**, the second terminal of the transistor **318**, and the second terminal of the transistor **319** is referred to as a node D.

(105) Note that the transistors **311** to **319** are n-channel transistors. Thus, all of the semiconductor devices in this embodiment can be n-channel transistors. However, one example of this embodiment is not limited to this. For example, all of the transistors **311** to **319** can be p-channel transistors.

(106) Note that in the circuit **310_i**, the wiring **31** is connected to the wiring **21_{i-1}**. The wiring **32** is connected to the wiring **21_i**. The wirings **33** to **35** are connected to three wirings selected from the wirings **24₁** to **24₄**. For example, when the wiring **33** is connected to the wiring **24₁**, the wiring **34** is connected to the wiring **24₂**, and the wiring **35** is connected to the wiring **24₃**. The wiring **36** is connected to the wiring **25**. The wiring **37** is connected to the wiring **27**. The wiring **38** is connected to the wiring **21_{i+2}**. However, in the circuit **310₁**, the wiring **31** is connected to the wiring **23**.

(107) Next, an example of the operation of the circuit **300** will be described.

(108) FIG. **16** shows an example of the timing chart which can be used for the circuit **310_i**. The timing chart in FIG. **16** shows a signal IN33, a signal IN34, a signal IN35, the signal SOUT_{i-1}, the signal SOUT_{i+1}, the potential of the node C (potential V_c), the potential of the node D (potential V_d), and the signal SOUT_i. In addition, the timing chart in FIG. **16** includes periods T1 to T9. The periods T5 to T9 are provided in order, and the periods T1 to T4 are repeatedly provided in order in other periods than the periods T5 to T9.

(109) First, in the period T1, the signal SOUT_i goes low, the signal SOUT_{i+2} goes low, the signal IN33 goes low, the signal IN34 goes high, and the signal IN35 goes high.

(110) Consequently, the transistor **316** is turned off, the transistor **317** is turned on, the transistor **318** is turned on, and the transistor **319** is turned off, so that electrical continuity between the node D and the wiring **36** is established. Then, the potential of the wiring **36** (e.g., the voltage VDD) is supplied to the node D, and thus the potential of the node D increases. Consequently, the transistor **314** is turned on. At that time, the transistor **315** is turned off, so that electrical continuity between the node C and the wiring **37** is established. Then, the potential of the wiring **37** (e.g., the voltage VSS) is supplied to the node C, and thus the potential of the node C becomes approximately VSS. Consequently, the transistor **311** is turned off. At that time, the transistor **312** and the transistor **313** are turned on, so that electrical continuity between the wiring **32** and the wiring **37** is established. Then, the potential of the wiring **37** (e.g., the voltage VSS) is supplied to the wiring **32**, and thus the potential of the wiring **32** becomes approximately VSS. Consequently, the signal SOUT_i goes low.

(111) Next, in the period T2, the signal IN34 goes low, which is different from in the period T1. Consequently, the transistor **318** is turned off, so that electrical continuity between the wiring **36** and the node D is broken. Then, the node D becomes floating, and the potential of the node D thus maintains the same potential as that in the period T1.

(112) Next, in the period T3, the signal IN33 goes high and the signal IN35 goes low, which is different from in the period T2. Consequently, the transistor **317** and the transistor **312** are turned off.

(113) Next, in the period T4, the signal IN34 goes high, which is different from in the period T3. Consequently, the transistor **318** is turned on.

(114) Next, in the period T5, the signal SOUTi goes high, the signal SOUTi+2 goes low, the signal IN33 goes low, the signal IN34 goes low, and the signal IN35 goes high. Consequently, the transistor 316 is turned off, the transistor 317 is turned on, the transistor 318 is turned off, and the transistor 319 is turned on, so that electrical continuity between the wiring 37 and the node D is established. Then, the potential of the wiring 37 (the voltage VSS) is supplied to the node D, and thus the potential of the node D becomes approximately VSS. Consequently, the transistor 314 is turned off. At that time, the transistor 315 is turned on, so that electrical continuity between the node C and the wiring 36 is established. Then, the potential of the wiring 36 is supplied to the node C, and the potential of the node C starts to increase. Then, the potential of the node C becomes the sum of the potential of the wiring 32 (VSS) and the threshold voltage of the transistor 311 (V_{th311}) ($VSS+V_{th311}$).

(115) Consequently, the transistor 311 is turned on. At that time, the transistor 312 is turned on and the transistor 313 is turned off, so that electrical continuity between the wiring 32 and the wiring 37 and electrical continuity between the wiring 32 and the wiring 33 are established. Then, the potential of the wiring 37 (the voltage VSS) and the potential of the wiring 33 (the signal IN33 at a low level) are supplied to the wiring 32, and thus the potential of the wiring 37 becomes approximately VSS. Consequently, the signal SOUTi goes low. After that, the potential of the node C keeps increasing. Then, the potential of the node C becomes $VDD1-V_{th315}$ (V_{th315} is the threshold voltage of the transistor 315).

(116) Consequently, the transistor 315 is turned off, and the node C becomes floating. Thus, the potential of the node C remains $VDD1-V_{th315}$.

(117) Next, in the period T6, the signal SOUTi-1 remains high, the signal SOUTi+2 remains low, the signal IN33 goes high, the signal IN34 remains low, and the signal IN35 goes low.

Consequently, the transistor 316 remains off, the transistor 317 is turned off, the transistor 318 remains off, and the transistor 319 remains on, so that electrical continuity between the node D and the wiring 37 remains established. Then, the potential of the wiring 37 (the voltage VSS) keeps being supplied to the node D, and the potential of the node D remains approximately VSS.

Consequently, the transistor 314 remains off. At that time, the transistor 315 remains off. Then, the node C becomes floating, so that the potential of the node C remains $VDD1-V_{th315}$.

Consequently, the transistor 311 remains on. As a result, the transistor 312 and the transistor 313 are turned off, so that electrical continuity between the wiring 32 and the wiring 33 is established. At that time, the signal IN33 goes high, and thus the potential of the wiring 32 starts to increase. At the same time, the potential of the node C increases because of a bootstrap operation. As a result, the potential of the node C increases to $VDD1+V_{th311}+V_1$ (V_{th311} is the threshold voltage of the transistor 311). Consequently, the potential of the wiring 32 increases to VDD1. Thus, the signal SOUTi goes high.

(118) Next, in the period T7, the signal SOUTi-1 goes low, the signal IN34 goes high, which is different from in period T6. Consequently, the transistor 318 is turned on, and the transistor 319 is turned off. Then, the node D becomes floating, and the potential of the node D remains approximately VSS.

(119) Next, in the period T8, the signal SOUTi-1 remains low, the signal SOUTi+2 goes high, the signal IN33 goes low, the signal IN34 remains high, and the signal IN35 goes high, so that the transistor 316 is turned on, the transistor 317 is turned on, the transistor 318 is turned on, and the transistor 319 remains off. Consequently, electrical continuity between the node D and the wiring 36 is established. Then, the potential of the wiring 36 (the voltage VDD1) is supplied to the node D, and thus the potential of the node D increases. Consequently, the transistor 314 is turned on. At that time, the transistor 315 remains off, so that electrical continuity between the node C and the wiring 37 is established. Then, the potential of the wiring 37 (the voltage VSS) is supplied to the node C, and thus the potential of the node C becomes approximately VSS. Consequently, the transistor 311 is turned off. At that time, the transistor 312 and the transistor 313 are turned on, so

that electrical continuity between the wiring **32** and the wiring **33** and electrical continuity between the wiring **32** and the wiring **37** are established. Then, the potential of the wiring **37** (the voltage VSS) is supplied to the wiring **32**, and thus the potential of the wiring **32** becomes approximately VSS. Thus, the signal SOUT_i goes low.

(120) Next, in the period T₉, the signal IN₃₄ goes low, which is different from in period T₈. Consequently, the transistor **318** is turned off.

(121) The above is the description of an example of the circuit **300**.

(122) Note that the gate of the transistor **317** can be connected to the wiring **34**, and the gate of the transistor **318** can be connected to the wiring **35**.

(123) Note that the transistor **319** can be omitted.

(124) Note that the transistor **312** can be omitted.

Embodiment 3

(125) In this embodiment, examples of a display device and an example of a pixel included in the display device will be described. In particular, examples of a liquid crystal display device and an example of a pixel included in the liquid crystal display device will be described. A driver circuit of the display device in this embodiment can include the semiconductor device described in any of Embodiments 1 and 2.

(126) First, an example of the display device in this embodiment will be described.

(127) FIG. **17A** shows an example of the display device in this embodiment. A display device in FIG. **17A** includes a circuit **1001**, a circuit **1002**, a circuit **1003_1**, a pixel portion **1004**, and a terminal **1005**. A plurality of wirings is drawn from the circuit **1003_1** and provided in the pixel portion **1004**. The plurality of wirings serves as gate signal lines (also referred to as scan lines). Alternatively, a plurality of wirings is drawn from the circuit **1002** and provided in the pixel portion **1004**. The plurality of wirings serves as video signal lines (also referred to as data lines). A plurality of pixels is provided in accordance with the plurality of wirings that is drawn from the circuit **1003_1** and the plurality of wirings that is drawn from the circuit **1002**. However, an example of this embodiment is not limited to this. For example, the pixel portion **1004** can be provided with various other wirings. The wirings can serve as gate signal lines, data lines, power supply lines, capacity lines, or the like.

(128) In the display device in FIG. **17A**, the circuit **1003_1** is formed over a substrate **1006** over which the pixel portion **1004** is formed, and the circuit **1001** and the circuit **1002** are formed over a substrate different from the substrate over which the pixel portion **1004** is formed. The drive frequency of the circuit **1003_1** is often lower than that of the circuit **1001** or the circuit **1002**. This facilitates the use of a non-single-crystal semiconductor, an amorphous semiconductor, a microcrystalline semiconductor, an oxide semiconductor, an organic semiconductor, or the like for a semiconductor layer of a transistor. Thus, the display device can be made larger. Alternatively, the display device can be manufactured at a low cost.

(129) The circuit **1001** has a function of controlling the timing of supplying a signal, voltage, current, or the like to the circuit **1002** and the circuit **1003_1**. Alternatively, the circuit **1001** has a function of controlling the circuit **1002** and the circuit **1003_1**. Accordingly, the circuit **1001** serves as a controller, a control circuit, a timing generator, a power supply circuit, a regulator, or the like.

(130) The circuit **1002** has a function of controlling the timing of supplying a video signal to the pixel portion **1004**. Alternatively, the circuit **1002** has a function of controlling the luminance or the transmittance of a pixel included in the pixel portion **1004**. Accordingly, the circuit **1002** serves as a driver circuit, a source driver circuit, or a signal line driver circuit.

(131) The circuit **1003_1** has a function of controlling the timing of supplying a gate signal to the pixel portion **1004**. Alternatively, the circuit **1003_1** has a function of controlling the timing of selecting a pixel. Accordingly, the circuit **1003_1** serves as a gate driver (also referred to as a scan line driver circuit).

(132) Note that the display device in this embodiment can include a circuit **1003_2** as shown in

FIG. 17B. The circuit **1003_2** has a function similar to that of the circuit **1003_1**. Further, the circuit **1003_1** and the circuit **1003_2** drive common wirings, leading to the reduction in load on the circuit **1003_1** and the circuit **1003_2**. However, an example of this embodiment is not limited to this. For example, the circuit **1003_1** can drive odd-numbered gate signal lines and the circuit **1003_2** can drive even-numbered gate signal lines. This can lower the drive frequency of the circuit **1003_1** and the circuit **1003_2**. For another example, the display device in this embodiment can include three or more circuits which have a function similar to that of the circuit **1003_1**.

(133) Note that in the display device in FIG. 17B, the circuit **1003_1** and the circuit **1003_2** are formed over the substrate **1006** over which the pixel portion **1004** is formed, and the circuit **1001** and the circuit **1002** are formed over the substrate different from the substrate over which the pixel portion **1004** is formed. The drive frequency of the circuit **1003_1** and the circuit **1003_2** is often lower than that of the circuit **1001** or the circuit **1002**. This facilitates the use of a non-single-crystal semiconductor, an amorphous semiconductor, a microcrystalline semiconductor, an oxide semiconductor, an organic semiconductor, or the like for a semiconductor layer of a transistor. Thus, the display device can be made larger. Alternatively, the display device can be manufactured at a low cost.

(134) Note that the circuit **1002**, the circuit **1003_1**, and the circuit **1003_2** can be formed over the substrate **1006** over which the pixel portion **1004** is formed, and the circuit **1001** can be formed over a substrate different from the substrate over which the pixel portion **1004** is formed. This reduces the number of external circuits, achieving the improvement in reliability, the reduction in manufacturing cost, or the improvement in yield.

(135) Note that a circuit **1002a** which is a part of the circuit **1002**, the circuit **1003_1**, and the circuit **1003_2** can be formed over the substrate **1006** over which the pixel portion **1004** is formed, and a circuit **1002b** which is another part of the circuit **1002** can be provided over a substrate different from the substrate over which the pixel portion **1004** is formed as shown in FIG. 17D. A circuit whose drive frequency is comparatively low such as a switch, a shift register, and/or a selector can be used as the circuit **1002a**. This facilitates the use of a non-single-crystal semiconductor, an amorphous semiconductor, a microcrystalline semiconductor, an oxide semiconductor, an organic semiconductor, or the like for a semiconductor layer of a transistor. Thus, the display device can be made larger. Alternatively, the display device can be manufactured at a low cost.

(136) Note that the semiconductor device in any of Embodiments 1 and 2 can be used as a part of the circuit **1003_1**, the circuit **1003_2**, the circuit **1002**, and/or the circuit **1002a**. This decreases the drive voltage, thereby leading to the reduction in the power consumption.

(137) Next, an example of the pixel included in the pixel portion **1004** will be described.

(138) FIG. 17E shows an example of the pixel. A pixel **3020** includes a transistor **3021**, a liquid crystal element **3022**, and a capacitor **3023**. A first terminal of the transistor **3021** is connected to a wiring **3031**. A second terminal of the transistor **3021** is connected to one electrode of the liquid crystal element **3022** and one electrode of the capacitor **3023**. A gate of the transistor **3021** is connected to a wiring **3032**. The other electrode of the liquid crystal element **3022** is connected to an electrode **3034**. The other electrode of the capacitor **3023** is connected to a wiring **3033**.

(139) A video signal is input from the circuit **1002**, which is shown in FIGS. 17A to 17D, to the wiring **3031**. Consequently, the wiring **3031** serves as a video signal line (also referred to as a source signal line). A gate signal is input from the circuit **1003_1** and/or the circuit **1003_2**, which are shown in FIGS. 17A to 17D, to the wiring **3032**. Therefore, the wiring **3032** serves as a gate signal line. The wiring **3033** and the electrode **3034** are supplied with a constant voltage from the circuit **1001** shown in FIGS. 17A to 17D. Therefore, the wiring **3033** serves as a power supply line or a capacity line. Alternatively, the electrode **3034** serves as a common electrode or a counter electrode. However, an example of this embodiment is not limited to this. For example, the wiring **3031** can be supplied with a precharge voltage. The precharge voltage has approximately the same

value as the voltage supplied to the electrode **3034** in many cases. For another example, the wiring **3033** can be supplied with a signal. Accordingly, a voltage applied to the liquid crystal element **3022** can be controlled, so that the amplitude of a video signal can be made small or inversion drive can be realized. For another example, the electrode **3034** can be supplied with a signal. Therefore, frame inversion drive can be realized.

(140) The transistor **3021** has a function of controlling electrical continuity between the wiring **3031** and the one electrode of the liquid crystal element **3022**. Alternatively, the transistor **3021** has a function of controlling the timing of when a video signal is written to a pixel. Accordingly, the transistor **3021** serves as a switch. The capacitor **3023** has a function of holding a potential difference between the potential of the one electrode of the liquid crystal element **3022** and the potential of the wiring **3033**. Alternatively, the capacitor **3023** has a function of holding a voltage applied to the liquid crystal element **3022** constant. Thus, the capacitor serves as a storage capacitor.

Embodiment 4

(141) In this embodiment, an example of a semiconductor device and an example of the operation of the semiconductor device will be described. In particular, an example of a signal line driver circuit and an example of the operation of the signal line driver circuit will be described.

(142) First, an example of a signal line driver circuit in this embodiment will be described.

(143) FIG. **18A** shows an example of the signal line driver circuit in this embodiment. The signal line driver circuit in FIG. **18A** includes a circuit **2001** and a circuit **2002**. The circuit **2002** includes a plurality of circuits **2002_1** to **2002_N** (N is a natural number). The circuits **2002_1** to **2002_N** each include a plurality of transistors **2003_1** to **2003_k** (k is a natural number). The connection relation in the signal line driver circuit in this embodiment will be described taking the circuit **2002_1** as an example. First terminals of the transistors **2003_1** to **2003_k** are connected to wirings **2004_1** to **2004_k**, respectively. The second terminals of the transistors **2003_1** to **2003_k** are connected to wirings S1 to Sk, respectively. The gates of the transistors **2003_1** to **2003_k** are connected to the wiring **2005_1**.

(144) Note that the transistors **2003_1** to **2003_k** are n-channel transistors. However, an example of this embodiment is not limited to this; for example, all of the transistors **2003_1** to **2003_k** can be p-channel transistors.

(145) The circuit **2001** has a function of controlling the timing of sequentially outputting high-level signals to wirings **2005_1** to **2005_N**. Alternatively, the circuit **2001** has a function of sequentially selecting the circuits **2002_1** to **2002_N**. Thus, the circuit **2001** serves as a shift register. However, an example of this embodiment is not limited to this. For example, the circuit **2001** can output high-level signals to the wirings **2005_1** to **2005_N** in different orders. Alternatively, the circuits **2002_1** to **2002_N** can be selected in different orders. Thus, the circuit **2001** can function as a decoder.

(146) The circuit **2002_1** has a function of controlling the timing of when electrical continuity between the wirings **2004_1** to **2004_k** and the wirings S1 to Sk is established. Alternatively, the circuit **2001_1** has a function of supplying the potentials of the wirings **2004_1** to **2004_k** to the wirings S1 to Sk. Thus, the circuit **2002_1** can function as a selector. Note that each of the circuits **2002_2** to **2002_N** can have a function that is similar to the function of the circuit **2002_1**.

(147) Note that each of the circuits **2002_2** to **2002_N** has a similar function to that of the circuit **2002_1**.

(148) Each of the transistors **2003_1** to **2003_N** has a function of controlling the timing of when electrical continuity between the wirings **2004_1** to **2004_k** and the wirings S1 to Sk is established. Alternatively, each of the transistors **2003_1** to **2003_N** has a function of controlling the timing of supplying the potentials of the wirings **2004_1** to **2004_k** to the wirings S1 to Sk. For example, the transistor **2003_1** has a function of controlling the timing of when electrical continuity between the wiring **2004_1** and the wiring S1 is established. Alternatively, the transistor **2003_1** has a function

of controlling the timing of supplying the potentials of the wiring **2004_1** to the wiring **S1**. Thus, each of the transistors **2003_1** to **2003_N** can function as a switch.

(149) Note that different signals are supplied to the wirings **2004_1** to **2004_k** in many cases. The signals are analog signals, in particular, corresponding to image data (also referred to as image signals) in many cases. Thus, the signals can function as video signals. Accordingly, the wirings **2004_1** to **2004_k** can function as signal lines. However, an example of this embodiment is not limited to this. For example, the signals can be digital signals, analog voltage, or analog current in some pixel structures.

(150) Next, an example of the operation of the signal line driver circuit in FIG. **18A** will be described.

(151) FIG. **18B** shows an example of the timing chart which can be used for the signal line driver circuit in this embodiment. The timing chart in FIG. **18B** shows examples of signals **2015_1** to **2015_N** and signals **2014_1** to **2014_k**. The signals **2015_1** to **2015_N** are examples of output signals in the circuit **2001**. The signals **2014_1** to **2014_k** are examples of signals that are input to the wirings **2004_1** to **2004_k**. Note that one operation period of the signal line driver circuit corresponds to one gate selection period of the display device. One gate selection period is divided into a period **T0** and **T1** to **TN**. The period **T0** is a period for concurrently applying precharge voltage to pixels in a selected row and serves as a precharge period. Each of the periods **T1** to **TN** is a period during which video signals are written to the pixels in the selected row and serves as a write period.

(152) First, during the period **T0**, the circuit **2001** supplies high-level signals to the wirings **2005_1** to **2005_N**. Then, in the circuit **2002_1**, for example, the transistors **2003_1** to **2003_k** are turned on so that electrical continuity between the wirings **2004_1** to **2004_k** and the wirings **S1** to **Sk** is established. In this case, precharge voltage **Vp** is supplied to the wirings **2004_1** to **2004_k**. Thus, the precharge voltage **Vp** is output to the wirings **S1** to **Sk** through the transistors **2003_1** to **2003_k**. Accordingly, the precharge voltage **Vp** is written to the pixels in the selected row, so that the pixels in the selected row are precharged.

(153) During the periods **T1** to **TN**, the circuit **2001** sequentially outputs high-level signals to the wirings **2005_1** to **2005_N**. For example, during the period **T1**, the circuit **2001** outputs a high-level signal to the wirings **2005_1**. Then, the transistors **2003_1** to **2003_k** are turned on, so that electrical continuity between the wirings **2004_1** to **2004_k** and the wirings **S1** to **Sk** is established. In this case, Data (**S1**) to Data (**Sk**) are input to the wirings **2004_1** to **2004_k**, respectively. The Data (**S1**) to Data (**Sk**) are input to pixels that are in a selected row and in a first to k-th columns through the transistors **2003_1** to **2003_k**, respectively. Thus, during the periods **T1** to **TN**, video signals are sequentially written to the pixels in the selected row by k columns.

(154) As described above, video signals are input to pixels of a plurality of columns at a time, and thus the number of video signals or the number of wirings can be reduced. Therefore, the number of connections to an external circuit can be reduced, achieving the improvement in yield, the improvement in reliability, the reduction in the number of components, and/or the reduction in cost. Alternatively, video signals are input to pixels of a plurality of columns at a time, and thus write time can be extended. This prevents the video signals from being inadequately written to the pixels, so that visual quality can be improved.

(155) Note that the increase in k can decrease the number of connections to the external circuit. However, if k is too large, the time to input signals to pixels is shortened. Therefore, it is preferable that $k \leq 6$. It is more preferable that $k \leq 3$. It is much more preferable that $k = 2$. However, an example of this embodiment is not limited to this.

(156) In particular, in the case where the number of color elements of a pixel is n (n is a natural number), it is preferable that $k = n$ or $k = n \times d$ (d is a natural number). For example, in the case where the color element of the pixel is divided into three colors: red (R), green (G), and blue (B), it is preferable that $k = 3$ or $k = 3 \times d$. However, an example of this embodiment is not limited to this. For

example, in the case where the pixel is divided into m (m is a natural number) pieces of sub-pixels, $k=m$ or $k=m \times d$ is preferable. For example, in the case where the pixel is divided into two sub-pixels, $k=2$ is preferable. Alternatively, in the case where the number of color elements of the pixel is n , it is preferable that $k=m \times n$ or $k=m \times n \times d$. However, an example of this embodiment is not limited to this.

(157) Note that all of the signal line driver circuits in this embodiment can be formed over the substrate over which the pixel portion is formed, and all of the signal line driver circuits in this embodiment can be formed over a substrate (e.g., a silicon substrate or SOI substrate) different from the substrate over which the pixel portion is formed. Alternatively, a part of the signal line driver circuits in this embodiment (e.g., the circuit **2002**) can be formed over the substrate over which the pixel portion is formed, and another part of the signal line driver circuits in this embodiment (e.g., the circuit **2001**) can be formed over a substrate different from the substrate over which the pixel portion is formed.

(158) FIG. **18C** shows an example of the structure in which the circuit **2001** and the circuit **2002** are formed over the substrate over which the pixel portion **2007** is formed. In this structure, the number of connections between the substrate over which the pixel portion is formed and an external circuit can be reduced, achieving the improvement in yield, the improvement in reliability, the reduction in the number of components, or the reduction in cost. In particular, by also forming a scan line driver circuit **2006A** and a scan line driver circuit **2006B** over the substrate over which the pixel portion **2007** is formed, the number of connections to the external circuit can be further reduced.

(159) FIG. **18D** shows an example of the structure in which the circuit **2002** is formed over the substrate over which the pixel portion **2007** is formed, and the circuit **2001** is formed over a substrate different from the substrate over which the pixel portion **2007** is formed. In this case also, the number of connections between the substrate over which the pixel portion is formed and the external circuit can be reduced, achieving the improvement in yield, the improvement in reliability, the reduction in the number of components, or the reduction in cost. Alternatively, the number of circuits which are formed over the substrate over which the pixel portion **2007** is formed is reduced, and thus the size of a frame can be reduced.

(160) Note that the semiconductor device in Embodiments 1 and 2 can be used for the circuit **2001**. Consequently, the drive voltage can be decreased and thus, the power consumption can be reduced. Alternatively, since all of the transistors can be n-channel transistors, the number of steps can be reduced. Thus, the improvement in yield, the reduction in manufacturing cost, and the improvement in reliability can be achieved.

Embodiment 5

(161) In this embodiment, an example of the structure of a semiconductor device will be described. The structure of a transistor, in particular, will be described.

(162) First, the structure of a transistor in this embodiment will be described.

(163) FIG. **19A** shows an example of a top-gate transistor and an example of a display element formed over the top-gate transistor. A transistor in FIG. **19A** includes a substrate **5260**; an insulating layer **5261**; a semiconductor layer **5262** including a region **5262a**, a region **5262b**, a region **5262c**, a region **5262d**, and a region **5262e**; an insulating layer **5263**; a conductive layer **5264**; an insulating layer **5265** including openings; and a conductive layer **5266**. The insulating layer **5261** is formed over the substrate **5260**. The semiconductor layer **5262** is formed over the insulating layer **5261**. The insulating layer **5263** is formed so as to cover the semiconductor layer **5262**. The conductive layer **5264** is formed over the semiconductor layer **5262** and the insulating layer **5263**. The insulating layer **5265** is formed over the insulating layer **5263** and the conductive layer **5264**. The conductive layer **5266** is formed over the insulating layer **5265** and in the openings formed in the insulating layer **5265**. Thus, the top-gate transistor is formed.

(164) FIG. **19B** shows an example of a bottom-gate transistor and an example of a display element

formed over the bottom-gate transistor. A transistor in FIG. 19B includes a substrate 5300, a conductive layer 5301, an insulating layer 5302, a semiconductor layer 5303a, a semiconductor layer 5303b, a conductive layer 5304, an insulating layer 5305 including an opening, and a conductive layer 5306. The conductive layer 5301 is formed over the substrate 5300. The insulating layer 5302 is formed so as to cover the conductive layer 5301. The semiconductor layer 5303a is formed over the conductive layer 5301 and the insulating layer 5302. The semiconductor layer 5303b is formed over the semiconductor layer 5303a. The conductive layer 5304 is formed over the semiconductor layer 5303b and the insulating layer 5302. The insulating layer 5305 is formed over the insulating layer 5302 and the conductive layer 5304. The conductive layer 5306 is formed over the insulating layer 5305 and in the opening formed in the insulating layer 5305. Thus, the bottom-gate transistor is formed.

(165) FIG. 19C shows an example of a transistor formed over a semiconductor substrate. A transistor in FIG. 19C includes a semiconductor substrate 5352 including a region 5353 and a region 5355; an insulating layer 5356; an insulating layer 5354; a conductive layer 5357; an insulating layer 5358 including openings; and a conductive layer 5359. The insulating layer 5356 is formed over the semiconductor substrate 5352. The insulating layer 5354 is formed over the semiconductor substrate 5352. The conductive layer 5357 is formed over the insulating layer 5356. The insulating layer 5358 is formed over the insulating layer 5354, the insulating layer 5356, and the conductive layer 5357. The conductive layer 5359 is formed over the insulating layer 5358 and in the openings formed in the insulating layer 5358. Thus, the transistor is formed in each of a region 5350 and a region 5351.

(166) Note that in the case of any of the transistors in FIGS. 19A to 19C, an insulating layer 5267 including an opening, a conductive layer 5268, an insulating layer 5269 including an opening, a light-emitting layer 5270, and a conductive layer 5271 can be formed over the transistor, as shown in FIG. 19A. The insulating layer 5267 is formed over the conductive layer 5266 and the insulating layer 5265. The conductive layer 5268 is formed over the insulating layer 5267 and in the opening formed in the insulating layer 5267. The insulating layer 5269 is formed over the insulating layer 5267 and the conductive layer 5268. The light-emitting layer 5270 is formed over the insulating layer 5269 and in the opening formed in the insulating layer 5269. The conductive layer 5271 is formed over the insulating layer 5269 and the light-emitting layer 5270.

(167) Note that in the case of any of the transistors in FIGS. 19A to 19C, a liquid crystal layer 5307 and a conductive layer 5308 can be formed over the transistor as shown in FIG. 19B. The liquid crystal layer 5307 is formed over the insulating layer 5305 and the conductive layer 5306. The conductive layer 5308 is formed over the liquid crystal layer 5307.

(168) Note that various components other than the layers in FIG. 19A to 19C can be formed. For example, an insulating layer which serves as an alignment film and/or an insulating layer which serves as a protruding portion can be formed over the insulating layer 5305 and the conductive layer 5306. For another example, an insulating layer which serves as a projection, a color filter, and/or a black matrix can be formed over the conductive layer 5308. For another example, an insulating layer which serves as an alignment film can be formed below the conductive layer 5308.

(169) Note that each of the region 5262c and the region 5262e is a region to which an impurity is added and serves as a source region or a drain region. Each of the region 5262b and the region 5262d is a region to which a lower concentration of an impurity than that added to the region 5262c or the region 5262e and serves as an LDD (lightly doped drain) region. The region 5262a is a region to which an impurity is not added and serves as a channel region. However, one example of this embodiment is not limited to this. For example, an impurity can be added to the region 5262a. Thus, it is possible to improve the characteristics of the transistor and control the threshold voltage. However, the concentration of the impurity added to the region 5262a is preferably lower than the concentration of an impurity added to the region 5262b, the region 5262c, the region 5262d, or the region 5262e. For another example, the region 5262c or the region 5262e can be omitted.

Alternatively, only an n-channel transistor can be provided with the region **5262c** or the region **5262e**.

(170) Note that the semiconductor layer **5303b** is a semiconductor layer to which phosphorus or the like is added as an impurity element and has n-type conductivity. Note that when an oxide semiconductor or a compound semiconductor is used for the semiconductor layer **5303a**, the semiconductor layer **5303b** can be omitted.

(171) Note that a single crystal silicon substrate having n-type or p-type conductivity, for example, can be used as a semiconductor substrate (e.g., the semiconductor substrate **5352**). In addition, the region **5353** is a region, to which an impurity has been added, in the semiconductor substrate **5352** and serves as a well. For example, when the semiconductor substrate **5352** has p-type conductivity, the region **5353** has n-type conductivity. On the other hand, for example, when the semiconductor substrate **5352** has n-type conductivity, the region **5353** has p-type conductivity. The region **5355** is a region in the semiconductor substrate **5352**, to which region an impurity has been added, and serves as a source region or a drain region. Note that an LDD region can be formed in the semiconductor substrate **5352**.

(172) Next, an example of the function of each layer will be described.

(173) The insulating layer **5261** serves as a foundation film. The insulating layer **5354** serves as a device isolation layer (e.g., a field oxide). Each of the insulating layer **5263**, the insulating layer **5302**, and the insulating layer **5356** serves as a gate insulating film. Each of the conductive layer **5264**, the conductive layer **5301**, and the conductive layer **5357** can serve as a gate electrode. Each of the insulating layer **5265**, the insulating layer **5267**, the insulating layer **5305**, and the insulating layer **5358** serves as an interlayer or a planarizing film. Each of the conductive layer **5266**, the conductive layer **5304**, and the conductive layer **5359** serves as a wiring, an electrode of a transistor, an electrode of a capacitor, or the like. Each of the conductive layer **5268** and the conductive layer **5306** serves as a pixel electrode, a reflective electrode, or the like. The insulating layer **5269** serves as a partition. Each of the conductive layer **5271** and the conductive layer **5308** serves as a counter electrode, a common electrode, or the like. However, one example of this embodiment is not limited to this.

(174) Next, the material, structure, characteristics of each layer and the like will be described.

(175) Examples of the substrate (e.g., the substrate **5260** or the substrate **5300**) include a semiconductor substrate (e.g., a single crystal substrate or a silicon substrate), an SOI substrate, a glass substrate, a quartz substrate, a plastic substrate, a metal substrate, a stainless steel substrate, a substrate containing stainless steel foil, a tungsten substrate, a substrate containing tungsten foil, a flexible substrate, a bonding film, paper containing a fibrous material, and a base film. Examples of the material for the glass substrate include a barium borosilicate glass, an aluminoborosilicate, and soda lime. Examples of the material for the flexible substrate include a flexible synthetic resin such as plastics typified by polyethylene terephthalate (PET), polyethylene naphthalate (PEN), and polyether sulfone (PES), and a flexible synthetic resin such as acrylic. Examples of the material for the bonding film include polypropylene, polyester, vinyl, polyvinyl fluoride, and polyvinyl chloride. Examples of the material for the base film include polyester, polyamide, polyimide, inorganic vapor deposition film, and paper. Specifically, the use of semiconductor substrates, single crystal substrates, SOI substrates, or the like enables the manufacture of small-sized transistors with a small variation in characteristics, size, shape, or the like and with high current capability. A circuit using such transistors achieves lower power consumption of the circuit or higher integration of the circuit.

(176) Note that it is possible to form a transistor over a substrate and then transpose the transistor to another substrate. Examples of the another substrate include, in addition to the above-described substrates, a paper substrate, a cellophane substrate, a stone substrate, a wood substrate, a cloth substrate (a natural fiber (e.g., silk, cotton, or hemp), a synthetic fiber (e.g., nylon, polyurethane, or polyester), a regenerated fiber (e.g., acetate, cupra, rayon, or regenerated polyester), or the like), a

leather substrate, and a rubber substrate. The use of these substrates provides transistors with excellent properties, transistors which consume low power, devices with high durability, high heat resistance, light weight, or small thickness.

(177) Note that all the circuits needed to realize a predetermined function can be formed over the same substrate (e.g., a glass substrate, a plastic substrate, a single crystal substrate, or an SOI substrate). This achieves cost reduction by the reduced number of components or the improvement in reliability by the reduced number of connection points to circuit components.

(178) Note that it is possible to form not all the circuits needed to realize the predetermined function over the same substrate. That is, a part of the circuits needed to realize the predetermined function can be formed over a substrate and another part of the circuits needed to realize the predetermined function can be formed over another substrate. For example, a part of the circuits needed to realize the predetermined function can be formed over a glass substrate and a part of the circuits needed to realize the predetermined function can be formed over a single crystal substrate (or an SOI substrate). Then, a single crystal substrate over which a part of the circuits needed to realize the predetermined function (such a substrate is also referred to as an IC chip) can be connected to a glass substrate by COG (chip on glass), and an IC chip can be provided over the glass substrate. Alternatively, an IC chip can be connected to a glass substrate using TAB (tape automated bonding), COF (chip on film), SMT (surface mount technology), a printed circuit board, or the like.

(179) For example, the insulating layers (e.g., the insulating layer **5261**, the insulating layer **5263**, the insulating layer **5265**, the insulating layer **5267**, the insulating layer **5269**, the insulating layer **5305**, the insulating layer **5356**, and the insulating layer **5358**) each have a single-layer or multilayer structure of a film containing oxygen or nitrogen (e.g., silicon oxide (SiO_x), silicon nitride (SiN_x), silicon oxynitride (SiO_xN_y) ($x>y>0$), and silicon nitride oxide (SiN_xO_y) ($x>y>0$)), a film containing carbon (e.g., DLC (diamond-like carbon)), an organic material (e.g., siloxane resin, an epoxy, polyimide, polyamide, polyvinylphenol, benzocyclobutene, acrylic, or the like), or the like. However, one example of this embodiment is not limited to this.

(180) Note that when the insulating layer has a two-layer structure, a silicon nitride film and a silicon oxide film are provided as a first insulating layer and a second insulating layer, respectively. When the insulating layer has a three-layer structure, a silicon oxide film, a silicon nitride film, and a silicon oxide film are provided as a first insulating layer, a second insulating layer, and a third insulating layer, respectively.

(181) Examples of the material of the semiconductor layers (e.g., the semiconductor layer **5262**, the semiconductor layer **5303a**, and the semiconductor layer **5303b**) include a non-single-crystal semiconductor (e.g., amorphous silicon, polycrystalline silicon, or microcrystalline silicon), a single crystal semiconductor, a compound semiconductor or an oxide semiconductor (e.g., ZnO, InGaZnO, SiGe, GaAs, IZO (indium zinc oxide), ITO (indium tin oxide), SnO, TiO, or AlZnSnO (AZTO)), an organic semiconductor, and a carbon nanotube.

(182) Note that using a catalyst (e.g., nickel) when manufacturing polycrystalline silicon or microcrystalline silicon further improves crystallinity and enables the manufacture of thin film transistors having excellent electric characteristics. It is thus possible to form a gate driver circuit (e.g., a scan line driver circuit), a source driver circuit (e.g., a signal line driver circuit), a part of the source driver circuit (e.g., a switch for dividing a video signal), a signal processing circuit (e.g., a signal generating circuit, a gamma correction circuit, or a DA converter circuit), or the like, over the same substrate. When microcrystalline silicon is manufactured by a catalyst (e.g., nickel), in particular, it is possible to improve crystallinity by only heat treatment without laser irradiation. Therefore, variations in the crystallinity of silicon can be reduced, leading to display of images with improved image quality. Note that it is possible to manufacture polycrystalline silicon or microcrystalline silicon without a catalyst (e.g., nickel).

(183) Note that although preferably, crystallinity of silicon is improved to polycrystal, microcrystal,

or the like in the whole panel, the present invention is not limited to this. It is acceptable that the crystallinity of silicon is improved only in part of the panel. Selective improvement in crystallinity can be achieved by selective laser irradiation or the like. For example, only the region of a circuit that needs to operate at high speed, such as the region of a peripheral circuit other than pixels, the region of a gate driver circuit and a source driver circuit, a part of the source driver circuit (e.g., an analog switch), and the like can be irradiated with laser beam. On the other hand, the need for a pixel region to operate at high speed is not considerable, and a pixel circuit can thus operate without any problems even if the crystallinity is not improved. This makes the region small whose crystallinity should be improved, thereby shortening the manufacturing process. Thus, throughput can be increased and manufacturing cost can be reduced. Alternatively, the manufacture needs the small number of manufacturing apparatuses, so that manufacturing cost can be reduced.

(184) For example, each of the conductive layers (e.g., the conductive layer **5264**, the conductive layer **5266**, the conductive layer **5268**, the conductive layer **5271**, the conductive layer **5301**, the conductive layer **5304**, the conductive layer **5306**, the conductive layer **5308**, the conductive layer **5357**, and the conductive layer **5359**) is a single-layer film or a multilayer film. Examples of the material for the single-layer film include the group consisting of aluminum (Al), tantalum (Ta), titanium (Ti), molybdenum (Mo), tungsten (W), neodymium (Nd), chromium (Cr), nickel (Ni), platinum (Pt), gold (Au), silver (Ag), copper (Cu), manganese (Mn), cobalt (Co), niobium (Nb), silicon (Si), iron (Fe), palladium (Pd), carbon (C), scandium (Sc), zinc (Zn), gallium (Ga), indium (In), tin (Sn), zirconium (Zr), and cerium (Ce); an element selected from the above group; and a compound containing one or more elements selected from the above group. Other examples of the material for the single-layer film include a nanotube material (e.g., a carbon nanotube, an organic nanotube, an inorganic nanotube, or a metal nanotube), a film containing a polymeric material, and conductive plastic (e.g., polyethylene dioxythiophene (PEDOT)). Note that the single-layer film can contain phosphorus (P), boron (B), arsenic (As), and/or oxygen (O).

(185) Note that examples of the compound include a compound containing one or more elements selected from the above group (e.g., an alloy), a compound of nitrogen with one or more of elements selected from the above group (e.g., a nitride film), and a compound of silicon with one or more of elements selected from the above group (e.g., a silicide film). Examples of the alloy include indium tin oxide (ITO), indium zinc oxide (IZO), indium tin oxide containing silicon oxide (ITSO), zinc oxide (ZnO), tin oxide (SnO), cadmium tin oxide (CTO), aluminum-neodymium (Al—Nd), aluminum-tungsten (Al—W), aluminum-zirconium (Al—Zr), aluminum titanium (Al—Ti), aluminum-cerium (Al—Ce), magnesium-silver (Mg—Ag), molybdenum-niobium (Mo—Nb), molybdenum-tungsten (Mo—W), and molybdenum-tantalum (Mo—Ta). Examples of the nitride film include titanium nitride, tantalum nitride, and molybdenum nitride. Examples of the silicide film include tungsten silicide, titanium silicide, nickel silicide, aluminum silicon, and molybdenum silicon.

(186) Examples of the light-emitting layer (e.g., the light-emitting layer **5270**) include an organic EL element, and an inorganic EL element. Examples of the organic EL element include a single-layer or multilayer structure of a hole injection layer using a hole injection material, a hole transport layer using a hole transport material, a light-emitting layer using a light-emitting material, an electron transport layer using an electron transport material, an electron injection layer using an electron injection material, and a layer formed by mixing a plurality of materials selected from these materials.

(187) An example of the liquid crystal layer **5307** is an element which controls transmission or non-transmission of light by optical modulation action of liquid crystals. The element can be formed using a pair of electrodes and a liquid crystal layer. Note that the optical modulation action of liquid crystals is controlled by an electric field applied to the liquid crystal (including a lateral electric field, a vertical electric field and a diagonal electric field). Specifically, examples of the liquid crystal element include a nematic liquid crystal, a cholesteric liquid crystal, a smectic liquid

crystal, a discotic liquid crystal, a thermotropic liquid crystal, a lyotropic liquid crystal, a low molecular liquid crystal, a high molecular liquid crystal, a PDLC (polymer dispersed liquid crystal), a ferroelectric liquid crystal, an anti-ferroelectric liquid crystal, a main chain type liquid crystal, a side chain type polymer liquid crystal, a plasma addressed liquid crystal (PALC), a banana-shaped liquid crystal, a TN (twisted nematic) mode, an STN (super twisted nematic) mode, an IPS (in-plane-switching) mode, an FFS (fringe field switching) mode, an MVA (multi-domain vertical alignment) mode, a PVA (patterned vertical alignment) mode, an ASV (advanced super view) mode, an ASM (axially symmetric aligned microcell) mode, an OCB (optical compensated birefringence) mode, an ECB (electrically controlled birefringence) mode, an FLC (ferroelectric liquid crystal) mode, an AFLC (anti-ferroelectric liquid crystal) mode, a PDLC (polymer dispersed liquid crystal) mode, a PNLC (polymer network liquid crystal) mode, a guest-host mode, and a blue-phase mode.

(188) Note that each layer included in the above transistor can be formed using an inkjet method or a printing method. Thus, the transistor can be manufactured at room temperature, manufactured in a low vacuum, or manufactured to be over a large substrate. The transistor thus can be manufactured without a mask (reticle), a layout of the transistor can be changed easily. Alternatively, since the transistor can be formed without use of a resist, material cost is reduced and the number of steps can be reduced.

(189) Further, since a film can be formed where needed, a material is not wasted as compared to a manufacturing method by which etching is performed after the film is formed over the entire surface, so that cost can be reduced.

(190) The above is the description of one example of the structure of the transistor in this embodiment. However, the structure of the transistor is not limited to the above structure; the transistor can have various other structures.

(191) For example, a MOS transistor, a junction transistor, a bipolar transistor, or the like can be used as the transistor. By using a MOS transistor, in particular, the size of the transistor can be reduced. By using a bipolar transistor, in particular, a large amount of current can flow. Thus, a circuit can be operated at high speed.

(192) For another example, the transistor can have gate electrodes above and below a channel. A structure where the gate electrodes are provided above and below the channel gives a circuit structure where a plurality of transistors are connected in parallel. As a result, a channel region is increased, thereby increasing the current value. Alternatively, because a structure where the gate electrodes are provided above and below the channel causes a depletion layer to easily occur, a subthreshold swing (an S value) can be reduced.

(193) For another example, the transistor can have the structure where a gate electrode is provided above a channel region, the structure where a gate electrode is provided below a channel region, a staggered structure, an inverted staggered structure, the structure where a channel region is divided into a plurality of regions, the structure where channel regions are connected in parallel or in series, or the like.

(194) For another example, the transistor can have the structure where the source electrode or the drain electrode overlaps with the channel region (or part thereof). The structure where the source electrode or the drain electrode overlaps with the channel region (or part thereof) prevents unstable operation due to electric charge accumulated in part of the channel region.

(195) The transistor in this embodiment can be used for the semiconductor device or the display device in any of Embodiments 1 to 4.

Embodiment 6

(196) An example of a cross-sectional structure of a display device will be described in this embodiment.

(197) FIG. 20A shows an example of the top view of a display device. A driver circuit **5392** and a pixel portion **5393** are formed over a substrate **5391**. Examples of the driver circuit **5392** include a

scan line driver circuit, a signal line driver circuit, and the like. FIG. 20B shows an example of a section A-B of a display device in FIG. 20A. The display device includes a substrate **5400**, a conductive layer **5401**, an insulating layer **5402**, a semiconductor layer **5403a**, a semiconductor layer **5403b**, a conductive layer **5404**, an insulating layer **5405**, a conductive layer **5406**, an insulating layer **5408**, a liquid crystal layer **5407**, a conductive layer **5409**, and a substrate **5410**. The conductive layer **5401** is formed over the substrate **5400**. The insulating layer **5402** is formed so as to cover the conductive layer **5401**. The semiconductor layer **5403a** is formed over the conductive layer **5401** and the insulating layer **5402**. The semiconductor layer **5403b** is formed over the semiconductor layer **5403a**. The conductive layer **5404** is formed over the semiconductor layer **5403b** and the insulating layer **5402**. The insulating layer **5405** is formed over the insulating layer **5402** and the conductive layer **5404** and has an opening. The conductive layer **5406** is formed over the insulating layer **5405** and in the openings formed in the insulating layer **5405**. The liquid crystal layer **5407** is formed over the insulating layer **5405**. The insulating layer **5408** is formed over the insulating layer **5405** and the conductive layer **5406**. The conductive layer **5409** is formed over the liquid crystal layer **5407** and the insulating layer **5405**.

(198) The conductive layer **5401** serves as a gate electrode. The insulating layer **5402** can serve as a gate insulating film. The conductive layer **5404** can serve as a wiring, an electrode of a transistor, an electrode of a capacitor, or the like. The insulating layer **5405** can serve as an interlayer or a planarizing film. The conductive layer **5406** can serve as a wiring, a pixel electrode, or a reflecting electrode. The insulating layer **5408** can serve as a sealant. The conductive layer **5409** can serve as a counter electrode or a common electrode.

(199) Here, parasitic capacitance can exist between the driver circuit **5392** and the conductive layer **5409**. Accordingly, an output signal from the driver circuit **5392** or the potential of each node can be distorted or delayed. This increases power consumption. However, the insulating layer **5408**, which can serve as a sealant, formed over the driver circuit **5392** as shown in FIG. 20B can reduce parasitic capacitance between the driver circuit **5392** and the conductive layer **5409**. This is because the dielectric constant of the sealant is often lower than the dielectric constant of the liquid crystal layer. Therefore, distortion or delay of the output signal from the driver circuit **5392** or the potential of each node can be reduced. This reduces the power consumption.

(200) Note that as shown in FIG. 20C, the insulating layer **5408** which can serve as a sealant can be formed over a part of the driver circuit **5392**. Even in such a case also, parasitic capacitance between the driver circuit **5392** and the conductive layer **5409** can be reduced, and thus distortion or delay of the output signal from the driver circuit **5392** or distortion or delay of the potential of each node can be reduced.

(201) Note that a display element is not limited to a liquid crystal element; a variety of display elements such as an EL element and an electrophoretic element can be used.

(202) Note that the structure of the display device in this embodiment can be applied to the semiconductor device or display device in Embodiments 1 to 5. For example, in the case where a non-single-crystal semiconductor, a microcrystalline semiconductor, an organic semiconductor, an oxide semiconductor, or the like is used for a semiconductor layer of a transistor, the channel width of the transistor is often large. However, by reducing parasitic capacitance of the driver circuit as in this embodiment, the channel width of the transistor can be made small. This reduces a layout area, so that the frame of the display device can be made small. Alternatively, the display device can have higher definition.

Embodiment 7

(203) In this embodiment, an example of a semiconductor device and an example of a manufacturing process of the semiconductor device will be described. In particular, an example of the manufacturing process of a transistor and an example of the manufacturing process of a capacitor will be described. In particular, a manufacturing process where an oxide semiconductor is used for a semiconductor layer will be described.

(204) FIGS. 21A to 21C show an example of the manufacturing process of a transistor and a capacitor. A transistor **5441** is an inverted staggered thin film transistor. In the transistor **5441**, a wiring is provided over an oxide semiconductor layer with a source electrode or a drain electrode therebetween.

(205) First, a first conductive layer is formed over the entire surface of a substrate **5420** by sputtering. Next, the first conductive layer is selectively etched with the use of a resist mask formed through a photolithography process using a first photomask, forming a conductive layer **5421** and a conductive layer **5422**. The conductive layer **5421** can serve as a gate electrode. The conductive layer **5422** can serve as one of electrodes of the capacitor. Note that an example of this embodiment is not limited to this; each of the conductive layers **5421** and **5422** can include a portion serving as a wiring, a gate electrode, or an electrode of the capacitor. After that, the resist mask is removed.

(206) Next, an insulating layer **5423** is formed by plasma-enhanced CVD or sputtering. The insulating layer **5423** can serve as a gate insulating layer and is formed so as to cover the conductive layers **5421** and **5422**. Note that the thickness of the insulating layer **5423** is often 50 to 250 nm.

(207) Next, the insulating layer **5423** is selectively etched with the use of a resist mask formed through a photolithography process using a second photomask, so that a contact hole **5424** which reaches the conductive layer **5421** is formed. Then, the resist mask is removed. Note that an example of this embodiment is not limited to this; the contact hole **5424** can be omitted. Alternatively, the contact hole **5424** can be formed after an oxide semiconductor layer is formed. A cross-sectional view of the steps so far corresponds to FIG. 21A.

(208) Next, an oxide semiconductor layer is formed over the entire surface by sputtering. Note that an example of this embodiment is not limited to this; it is possible to form the oxide semiconductor layer by sputtering and to form a buffer layer (e.g., an n⁺ layer) thereover. Note that the thickness of the oxide semiconductor layer is often 5 to 200 nm.

(209) Next, the oxide semiconductor layer is selectively etched using a third photomask. After that, the resist mask is removed.

(210) Next, a second conductive layer is formed over the entire surface by sputtering. Then, the second conductive layer is selectively etched with the use of a resist mask formed through a photolithography process using a fourth photomask, so that a conductive layer **5429**, a conductive layer **5430**, and a conductive layer **5431** are formed. The conductive layer **5429** is connected to the conductive layer **5421** through the contact hole **5424**. The conductive layers **5429** and **5430** can serve as the source electrode and the drain electrode. The conductive layer **5431** can serve as the other of the electrodes of the capacitor. Note that this embodiment is not limited to this; each of the conductive layers **5429**, **5430**, and **5431** can include a portion serving as a wiring, the source electrode, the drain electrode, or the electrode of the capacitor. A cross-sectional view of the steps so far corresponds to FIG. 21B.

(211) Next, heat treatment is performed at 200 to 600° C. in an air atmosphere or a nitrogen atmosphere. This heat treatment leads to rearrangement of an In—Ga—Zn—O based non-single-crystal layer at an atomic level. In this manner, through heat treatment (the heat treatment can be annealing with light), strain which inhibits carrier movement is released. Note that there is no particular limitation on the timing of when the heat treatment is performed, and the heat treatment can be performed at different timings after the oxide semiconductor layer is formed.

(212) Next, an insulating layer **5432** is formed over the entire surface. The insulating layer **5432** can be either single-layer or multilayer. For example, in the case where an organic insulating layer is used as the insulating layer **5432**, the organic insulating layer is formed in such a manner that a composition which is a material for the organic insulating layer is applied and subjected to heat treatment at 200 to 600° C. in an air atmosphere or a nitrogen atmosphere. By forming the organic insulating layer that is in contact with the oxide semiconductor layer in this manner, a thin film transistor which has high reliability in terms of electric characteristics can be made. Note that in the

case where an organic insulating layer is used as the insulating layer **5432**, a silicon nitride film or a silicon oxide film can be provided below the organic insulating layer.

(213) Next, a third conductive layer is formed over the entire surface. Then, the third conductive layer is selectively etched with the use of a resist mask formed through a photolithography process using a fifth photomask, so that a conductive layer **5433** and a conductive layer **5434** are formed. A cross-sectional view of the steps so far corresponds to FIG. **21C**. Each of the conductive layers **5433** and **5434** can serve as a wiring, a pixel electrode, a reflecting electrode, a light-transmitting electrode, or the electrode of the capacitor. In particular, since the conductive layer **5434** is connected to the conductive layer **5422**, the conductive layer **5434** can serve as the electrode of the capacitor **5442**. Note that an example of this embodiment is not limited to this; the conductive layers **5433** and **5434** can have the function of connecting the first conductive layer to the second conductive layer to each other. For example, by connecting the conductive layers **5433** and **5434** to each other, the conductive layer **5422** and the conductive layer **5430** can be connected to each other with the third conductive layer (the conductive layers **5433** and **5434**) therebetween.

(214) The transistor **5441** and the capacitor **5442** can be manufactured through the above steps. The transistor in this embodiment can be used for the semiconductor device or display device in Embodiments 1 to 8.

(215) Note that as shown in FIG. **21D**, an insulating layer **5435** can be formed over the oxide semiconductor layer **5425**.

(216) Note that as shown in FIG. **21E**, the oxide semiconductor layer **5425** can be formed after the second conductive layer is patterned.

(217) Note that for the substrate, the insulating film, the conductive film, and the semiconductor layer in this embodiment, the materials described in the other embodiments or the materials described in this specification can be used.

Embodiment 8

(218) In this embodiment, examples of an electronic appliance are described.

(219) FIGS. **22A** to **22H** and FIGS. **23A** to **23D** show electronic appliances. These electronic appliances can each include a housing **5000**, a display portion **5001**, a speaker **5003**, an LED lamp **5004**, operation keys **5005** (including a power switch or an operation switch), a connection terminal **5006**, a sensor **5007** (a sensor having the function of measuring force, displacement, position, speed, acceleration, angular velocity, rotational frequency, distance, light, liquid, magnetism, temperature, chemical substance, sound, time, hardness, electric field, current, voltage, electric power, radiation, flow rate, humidity, gradient, oscillation, odor, or infrared ray), a microphone **5008**, and the like.

(220) FIG. **22A** shows a mobile computer, which can include a switch **5009**, an infrared port **5010**, and the like in addition to the above objects. FIG. **22B** shows a portable image reproducing device provided with a memory medium (e.g., a DVD reproducing device) that can include a second display portion **5002**, a memory medium reading portion **5011**, and the like in addition to the above objects. FIG. **22C** shows a goggle-type display that can include the second display portion **5002**, a support portion **5012**, an earphone **5013**, and the like in addition to the above objects. FIG. **22D** shows a portable game machine that can include the memory medium reading portion **5011** and the like in addition to the above objects. FIG. **22E** shows a digital camera with a television receiver function which can include an antenna **5014**, a shutter button **5015**, an image receiving portion **5016**, and the like in addition to the above objects. FIG. **22F** shows a portable game console that can include the second display portion **5002**, the memory medium reading portion **5011**, and the like in addition to the above objects. FIG. **22G** shows a television receiver that can include a tuner, an image processing portion, and the like in addition to the above objects. FIG. **22H** shows a portable television receiver that can include a charger **5017** capable of transmitting and receiving signals and the like in addition to the above objects. FIG. **23A** shows a display that can include a support **5018** and the like in addition to the above objects. FIG. **23B** shows a camera that can

include an external connection port **5019**, a shutter button **5015**, an image receiving portion **5016**, and the like in addition to the above objects. FIG. **23C** shows a computer that can include a pointing device **5020**, the external connection port **5019**, a reader/writer **5021**, and the like in addition to the above objects. FIG. **23D** shows a mobile phone that can include a transmitter, a receiver, a tuner of one-segment (1seg digital TV broadcasts) partial reception service for mobile phones and mobile terminals, and the like in addition to the above objects.

(221) The electronic appliances shown in FIGS. **22A** to **22H** and FIGS. **23A** to **23D** can have a variety of functions, for example, the function of displaying a lot of information (e.g., a still image, a moving image, and a text image) on a display portion; a touch panel function; the function of displaying a calendar, date, time, and the like; the function of controlling processing with a lot of software (programs); a wireless communication function; the function of being connected to a variety of computer networks with a wireless communication function; the function of transmitting and receiving a lot of data with a wireless communication function; the function of reading a program or data stored in a memory medium and displaying the program or data on a display portion. Further, the electronic appliance including a plurality of display portions can have the function of displaying image information mainly on one display portion while displaying text information on another display portion, the function of displaying a three-dimensional image by displaying images where parallax is considered on a plurality of display portions, or the like. Furthermore, the electronic appliance including an image receiving portion can have the function of photographing a still image, the function of photographing a moving image, the function of automatically or manually correcting a photographed image, the function of storing a photographed image in a memory medium (an external memory medium or a memory medium incorporated in the camera), the function of displaying a photographed image on the display portion, or the like. Note that functions that can be provided for the electronic appliances shown in FIGS. **22A** to **22H** and FIGS. **23A** to **23D** are not limited them, and the electronic appliances can have a variety of functions.

(222) The electronic appliances in this embodiment each include a display portion for displaying some kind of information. The use of the semiconductor device which is described or display device in Embodiments 1 to 9 as the display portion reduces manufacturing cost and improves reliability or yield.

(223) Next, example applications for the semiconductor device will be described.

(224) FIG. **23E** shows an example in which a semiconductor device is incorporated in a building structure. FIG. **23E** shows a housing **5022**, a display portion **5023**, a remote controller **5024** which is an operating portion, a speaker **5025**, and the like. The semiconductor device is incorporated in the building structure so as to be hung on the wall; the semiconductor device can be provided without a large space.

(225) FIG. **23F** shows another example in which a semiconductor device is incorporated in a building structure. A display panel **5026** is incorporated in a prefabricated bath unit **5027**, so that a bather can view the display panel **5026**.

(226) Note that although in this embodiment, the wall and the prefabricated bath are given as examples of the building structure, this embodiment is not limited to this. The semiconductor devices can be provided in a variety of building structures.

(227) Next, examples in which semiconductor devices are incorporated in moving objects will be described.

(228) FIG. **23G** shows an example in which a semiconductor device is incorporated in a car. A display panel **5028** is incorporated in a car body **5029** of the car and can display information related to the operation of the car or information input from inside or outside of the car on demand. Note that the display panel **5028** can have a navigation function.

(229) FIG. **23H** shows an example in which a semiconductor device is incorporated in a passenger airplane. FIG. **23H** shows a usage pattern when a display panel **5031** is provided to a ceiling **5030**

which is above a seat of the passenger airplane. The display panel **5031** is incorporated in the ceiling **5030** through a hinge portion **5032**, and a passenger can view the display panel **5031** by stretching of the hinge portion **5032**. The display panel **5031** has a function of displaying information by the operation of the passenger.

(230) Note that although bodies of a car and an airplane are shown as examples of moving objects in this embodiment, this embodiment is not limited thereto. The semiconductor devices can be provided to a variety of objects such as two-wheeled vehicles, four-wheeled vehicles (including cars, buses, and the like), trains (including monorails, railroads, and the like), and vessels.

(231) This application is based on Japanese Patent Application serial no. 2009-214848 filed with Japan Patent Office on Sep. 16, 2009, the entire contents of which are hereby incorporated by reference.

Claims

1. A semiconductor device comprising: a first transistor; a second transistor; a third transistor; a fourth transistor; a fifth transistor; and a sixth transistor, wherein one of a source and a drain of the first transistor is electrically connected to a first wiring, wherein the other of the source and the drain of the first transistor is electrically connected to a second wiring, wherein one of a source and a drain of the second transistor is electrically connected to a third wiring, wherein the other of the source and the drain of the second transistor is electrically connected to the first wiring, wherein one of a source and a drain of the third transistor is electrically connected to a gate of the first transistor, wherein the other of the source and the drain of the third transistor is electrically connected to a gate of the sixth transistor, wherein a gate of the third transistor is electrically connected to a fifth wiring, wherein one of a source and a drain of the fourth transistor is electrically connected to the third wiring, wherein a gate of the fourth transistor is electrically connected to a gate of the second transistor, wherein one of a source and a drain of the fifth transistor is electrically connected to the gate of the second transistor, wherein the other of the source and the drain of the fifth transistor is electrically connected to the fifth wiring, wherein a gate of the fifth transistor is electrically connected to a sixth wiring, wherein one of a source and a drain of the sixth transistor is electrically connected to the third wiring, wherein the other of the source and the drain of the sixth transistor is electrically connected to the gate of the second transistor, wherein a gate of the sixth transistor is electrically connected to the other of the source and the drain of the third transistor, wherein the first wiring is configured to supply a first signal, wherein the second wiring is configured to function as a power supply line or a signal line, wherein the third wiring is configured to be supplied with a first voltage, wherein a fourth wiring is configured to be supplied with a second signal, wherein the fifth wiring is configured to be supplied with a second voltage, wherein the sixth wiring is configured to be supplied with a clock signal, wherein, when the third wiring and the gate of the first transistor are in a conduction state through a channel region of the fourth transistor and the other of the source and the drain of the fourth transistor, the first voltage is supplied to the gate of the first transistor through at least the channel region of the fourth transistor and the other of the source and the drain of the fourth transistor, and wherein, when a potential of the second signal is supplied to the gate of the sixth transistor and the other of the source and the drain of the third transistor, the sixth transistor is brought into a conduction state or a non-conduction state in accordance with the potential of the second signal.

2. The semiconductor device according to claim 1, wherein the second voltage is higher than the first voltage, and wherein a channel length of the third transistor is shorter than a channel length of the fourth transistor.

3. The semiconductor device according to claim 1, wherein the second voltage is higher than the first voltage, and wherein a potential supplied to the fourth wiring is an inverted potential to a

potential supplied to the sixth wiring.

4. The semiconductor device according to claim 1, wherein the first transistor, the second transistor, the third transistor, the fourth transistor, the fifth transistor, and the sixth transistor have the same polarity.

5. A semiconductor device comprising: a first transistor; a second transistor; a third transistor; a fourth transistor; a fifth transistor; and a sixth transistor, wherein one of a source and a drain of the first transistor is electrically connected to a first wiring, wherein the other of the source and the drain of the first transistor is electrically connected to a second wiring, wherein one of a source and a drain of the second transistor is electrically connected to a third wiring, wherein the other of the source and the drain of the second transistor is electrically connected to the first wiring, wherein one of a source and a drain of the third transistor is electrically connected to a gate of the first transistor, wherein the other of the source and the drain of the third transistor is electrically connected to a gate of the sixth transistor, wherein a gate of the third transistor is electrically connected to a fifth wiring, wherein one of a source and a drain of the fourth transistor is electrically connected to the third wiring, wherein a gate of the fourth transistor is electrically connected to a gate of the second transistor, wherein one of a source and a drain of the fifth transistor is electrically connected to the gate of the second transistor, wherein the other of the source and the drain of the fifth transistor is electrically connected to the fifth wiring, wherein a gate of the fifth transistor is electrically connected to a sixth wiring, wherein one of a source and a drain of the sixth transistor is electrically connected to the third wiring, wherein the other of the source and the drain of the sixth transistor is electrically connected to the gate of the second transistor, wherein a gate of the sixth transistor is electrically connected to the other of the source and the drain of the third transistor, wherein the first wiring is configured to supply a first signal, wherein the second wiring is configured to function as a power supply line or a signal line, wherein the third wiring is configured to be supplied with a first voltage, wherein a fourth wiring is configured to be supplied with a second signal, wherein the fifth wiring is configured to be supplied with a second voltage, wherein the sixth wiring is configured to be supplied with a clock signal, wherein, when the third wiring and the gate of the first transistor are in a conduction state through a channel region of the fourth transistor and the other of the source and the drain of the fourth transistor, the first voltage is supplied to the gate of the first transistor through at least the channel region of the fourth transistor and the other of the source and the drain of the fourth transistor, wherein, when a potential of the second signal is supplied to the gate of the sixth transistor and the other of the source and the drain of the third transistor, the sixth transistor is brought into a conduction state or a non-conduction state in accordance with the potential of the second signal, and wherein, when a potential of the clock signal is supplied to the gate of the fifth transistor, the fifth transistor is brought into a conduction state or a non-conduction state in accordance with the potential of the clock signal.

6. The semiconductor device according to claim 5, wherein the second voltage is higher than the first voltage, and wherein a channel length of the third transistor is shorter than a channel length of the fourth transistor.

7. The semiconductor device according to claim 5, wherein the second voltage is higher than the first voltage, and wherein a potential supplied to the fourth wiring is an inverted potential to a potential supplied to the sixth wiring.

8. The semiconductor device according to claim 5, wherein the first transistor, the second transistor, the third transistor, the fourth transistor, the fifth transistor, and the sixth transistor have the same polarity.
