

US Patent & Trademark Office

Patent Public Search | Text View

United States Patent Application Publication

20250279838

Kind Code

A1

Publication Date

September 04, 2025

Inventor(s)

CORDIER; Nicolas et al.

NFC CONTROLLER

Abstract

An NFC controller is configured to switch from active load modulation to passive load modulation in response to a received signal strength indicator (RSSI) becoming higher than a given RSSI threshold. The NFC controller includes at least one radio frequency driver. During passive load modulation, said radio frequency driver is configured to select between a first resistance value and a second resistance value based on a load modulation signal level.

Inventors: CORDIER; Nicolas (Aix-en-Provence, FR), SAKURAI; Hiroki (Tokyo, JP)

Applicant: STMicroelectronics International N.V. (Geneva, CH)

Family ID: 91616983

Assignee: STMicroelectronics International N.V. (Geneva, CH)

Appl. No.: 19/068365

Filed: March 03, 2025

Foreign Application Priority Data

FR

FR2402153

Mar. 04, 2024

Publication Classification

Int. Cl.: H04B17/318 (20150101); H03K19/20 (20060101)

U.S. Cl.:

CPC H04B17/318 (20150115); H03K19/20 (20130101);

Background/Summary

PRIORITY CLAIM

[0001] This application claims the priority benefit of French Application for Patent No. 2402153 filed on Mar. 4, 2024, the content of which is hereby incorporated by reference in its entirety to the maximum extent allowable by law.

TECHNICAL FIELD

[0002] The present disclosure relates generally to Near Field Communication (NFC) controllers and their related functioning methods.

BACKGROUND

[0003] NFC devices are used worldwide. They must therefore comply with diverse norms and use cases.

[0004] There is a need to provide NFC devices comprising NFC controllers complying with the maximum of international standards and use cases.

[0005] There is a need to address all or some of the drawbacks of known NFC controllers.

SUMMARY

[0006] One embodiment provides an NFC controller configured to switch from active load modulation to passive load modulation at least when a received signal strength indicator becomes higher than a first RSSI threshold.

[0007] One embodiment provides an NFC controller configured to switch from active load modulation to passive load modulation at least when a battery power level is lower than a first power threshold or when an NFC charging session starts.

[0008] One embodiment provides a method of operating an NFC controller, comprising the step of switching from active load modulation to passive load modulation at least when a battery power level is lower than a first power threshold or when an NFC charging session starts.

[0009] According to an embodiment, the controller switches from passive load modulation to active load modulation when a received signal strength indicator becomes higher than a first RSSI threshold.

[0010] According to an embodiment, the controller switches from active load modulation to passive load modulation when the received signal strength indicator becomes lower than a second RSSI threshold, the first RSSI threshold being higher than the second threshold.

[0011] According to an embodiment, the controller switches from passive load modulation to active load modulation when the battery power level is higher than a second power threshold.

[0012] According to an embodiment, the first and second RSSI thresholds are based on the modulation type.

[0013] According to an embodiment, the switching is performed when the controller is in a card emulation mode.

[0014] According to an embodiment, the received signal strength indicator is filtered or averaged.

[0015] According to an embodiment, the controller comprises at least one resistive circuit and, during passive load modulation, said resistive circuit is configured to adopt a first or a second resistance value based on a load modulation signal level.

[0016] According to an embodiment, the controller comprises at least one radio frequency driver and, during passive load modulation, said radio frequency driver is configured to adopt a third or a fourth resistance value based on the load modulation signal level.

[0017] According to an embodiment, said at least one resistive circuit has a plurality of first branches in parallel each coupling ground to a same first node, each of the first branches comprising a first switch and a resistor; and said at least one radio frequency driver comprising a plurality of second branches coupling ground to a reference voltage rail, each of the second branches comprising: an NMOS and a PMOS transistors in series, a conduction node of said NMOS transistor being coupled to ground and a conduction node of said PMOS transistor being coupled to the reference voltage rail, a conduction node common to said NMOS transistor and said

PMOS transistor being coupled to a second node; a second switch configured to couple, in a first state, a controlling node of said PMOS transistor to the reference voltage rail and, in a second state, the controlling node of said PMOS and NMOS transistors to a same third node; and a third switch configured to couple, in a first state, a controlling node of said NMOS transistor to ground, and in a second state, the controlling node of said PMOS and NMOS transistors to the third node, the first state of the second and third switches occurring at the same time, and the second state of the second and third switches occurring at the same time.

[0018] According to an embodiment, the first and second resistance values correspond respectively to a first number of the first switches of the first branches being in a conductive state and to a second number of the first switches of the first branches being in a conductive state; the first switches of the resistive circuit being driven based on the load modulation signal level, a first load modulation signal level corresponding to said first number and a second load modulation signal level corresponding to said second number.

[0019] According to an embodiment, the third and fourth resistance values correspond respectively to a third and fourth numbers of the second or third switches of the second branches which are in the first state, the first load modulation signal level corresponding to said third number and the second load modulation signal level corresponding to said fourth number.

[0020] According to an embodiment, during active load modulation, the resistive circuit is configured to choose, based on a damping signal level: a fifth resistance value configured to lower a quality factor of an antenna coupled to the controller; and a sixth resistance value configured to increase said quality factor; said fifth and sixth resistance values corresponding to a respective fifth and sixth number of first switches of the first branches which are in a conductive state.

[0021] According to an embodiment, the controller comprises a first logic unit configured to perform, during active load modulation, an AND logic function from an NFC carrier signal and the load modulation signal, to generate a control signal on the third node.

[0022] According to an embodiment, the load modulation signal is a Manchester coded subcarrier of the NFC carrier signal.

[0023] According to an embodiment, the NMOS or PMOS transistors of the second branches are binary weighted from one second branch to another and the resistors of the first branches are binary weighted from one first branch to another.

[0024] According to an embodiment, the first, second, third, fourth, fifth and sixth numbers are coded in one or several registers of a non-volatile memory.

[0025] According to an embodiment, the controller comprises a first and a second of said at least one resistive circuits, and a first and a second of said at least one radio frequency driver; the controller comprising a second logic unit configured to perform, during active load modulation, an AND logic function from the inversed NFC carrier signal and the load modulation signal, to generate an inversed control signal on the third node coupled to the second radio frequency driver.

[0026] One embodiment provides an NFC device comprising: the NFC controller as described above; an antenna; and a matching circuit coupling the controller to the antenna.

[0027] According to an embodiment, the matching circuit comprises: a first and a second input nodes coupled respectively to the first and second resistive circuits of the controller; a third and fourth input nodes coupled respectively to the first and the second radio frequency drivers of the controller; a first and a second output nodes coupled to the antenna; a first and a second capacitance coupling respectively the first input node to the first output node and the second input node to the second output node; a third capacitance coupling the first output node to the second output node; a resistor coupling the first output node to the second output node; a first and a second inductances coupling respectively the first radio frequency driver to a fourth node and the second radio frequency driver to a fifth node; a fourth and a fifth capacitances coupling respectively the fourth node and the fifth node to ground; a sixth and a seventh capacitances coupling respectively the fourth node to the first output node and the fifth node to the second output node.

Description

BRIEF DESCRIPTION OF THE DRAWINGS

[0028] The foregoing features and advantages, as well as others, will be described in detail in the following description of specific embodiments given by way of illustration and not limitation with reference to the accompanying drawings, in which:

[0029] FIG. 1 represents a very schematic view of a Near Field Communication (NFC) system;

[0030] FIG. 2 represents schematically circuits of the NFC system;

[0031] FIG. 3 represents schematically circuits of the NFC system;

[0032] FIG. 4 represents schematically a circuit of FIG. 2;

[0033] FIG. 5 represents schematically a circuit of FIG. 3;

[0034] FIG. 6 is a chronogram of functioning of the circuits of FIG. 3;

[0035] FIG. 7 is another chronogram of functioning of a circuit of FIG. 3; and

[0036] FIG. 8 is another chronogram of functioning of a circuit of FIG. 3.

DETAILED DESCRIPTION

[0037] Like features have been designated by like references in the various figures. In particular, the structural and/or functional features that are common among the various embodiments may have the same references and may dispose identical structural, dimensional and material properties.

[0038] For the sake of clarity, only the operations and elements that are useful for an understanding of the embodiments described herein have been illustrated and described in detail.

[0039] Unless indicated otherwise, when reference is made to two elements connected together, this signifies a direct connection without any intermediate elements other than conductors, and when reference is made to two elements coupled together, this signifies that these two elements can be connected or they can be coupled via one or more other elements.

[0040] In the following disclosure, unless indicated otherwise, when reference is made to absolute positional qualifiers, such as the terms “front”, “back”, “top”, “bottom”, “left”, “right”, etc., or to relative positional qualifiers, such as the terms “above”, “below”, “higher”, “lower”, etc., or to qualifiers of orientation, such as “horizontal”, “vertical”, etc., reference is made to the orientation shown in the figures.

[0041] Unless specified otherwise, the expressions “around”, “approximately”, “substantially” and “in the order of” signify within 10%, and preferably within 5%.

[0042] FIG. 1 represents a very schematic view of a Near Field Communication (NFC) system **100**.

[0043] The NFC system **100** comprises a first NFC device **110** which is able to communicate with a second NFC device **160**.

[0044] NFC or in other words near field communication systems use a radio frequency electromagnetic field generated by the second device (terminal or reader) **160** to communicate with the other device (card) **110**. The same device can, particularly with regard to mobile telephones, operate in reader mode by generating a field intended for another device, or in card mode by capturing a field generated by another device. This technology concerns the establishment of very short distance communications (less than ten centimeters) between two devices.

[0045] This NFC technology also allows an NFC device to charge one or more other NFC devices placed nearby.

[0046] In the present description, we consider the case of a system in which the NFC devices are compatible with the NFC technology according to the NFC Forum.

[0047] In the example of FIG. 1, the NFC device **110** comprises a matching circuit **130** (MATCHING CIRCUIT) coupling an antenna **120** (ANTENNA) to an NFC controller **140** (NFC CONTROLLER).

[0048] The NFC controller **140** is, for example, coupled to a memory **150** (MEM), e.g., a non-volatile memory, via a communication bus **142**. The memory comprises, for example, registers to

store configurations of the NFC controller **140**.

[0049] The NFC device **110** is, for example, a phone or a smartphone emulated in card mode or a card with a battery **170** coupled to the NFC controller **140**.

[0050] In an example, the NFC device **110** is compatible with the norm ISO 14443A/B and/or FeliCA also known as JIS.X.6319-4.

[0051] This allows information to be exchanged between the contactless reader and secure elements located in the NFC device **110** for example. Numerous applications are thus possible, such as mobile ticketing for public transport (the mobile telephone acting as a transport ticket) or mobile payment (the mobile telephone acting as a payment card).

[0052] During a transmission of information between a reader **160** and an object in card-emulation mode or tag-emulation mode, the reader generates a magnetic field via its antenna, which is generally a sinusoidal wave at 13.56 MHz in the standards that are conventionally used.

[0053] Two modes of operation are possible, a passive modulation mode or an active modulation mode. In the passive mode, only the reader generates the magnetic field and the object **110**, in card (or tag) emulation mode, is then passive and acts as the target.

[0054] More specifically, the antenna **120** emulating the ticket or the card modulates the field generated by the reader **160**.

[0055] This modulation is performed by modifying the load connected to the terminals of the antenna **120** of the first NFC device **110**.

[0056] By modifying the load at the terminals of the antenna **120**, the output impedance of the antenna of the reader **160** changes due to the magnetic coupling between the two antennas. This results in a change in the amplitudes and/or the phases of the voltages and currents that are present in the antennas of the reader and of the object.

[0057] Thus, in this way, the information to be transmitted from the object to the reader is transmitted, by load modulation, to the antenna currents of the reader.

[0058] The load variation performed in the load modulation is reflected in an amplitude modulation and/or phase modulation of the signal (voltage or current) at the antenna of the reader. A copy of the antenna current is generated and injected into the reception chain of the reader, where this current is demodulated and processed to extract the transmitted information.

[0059] In the active modulation mode of operation, the reader **160**, and the first NFC device **110** in card emulation mode, both generate an electromagnetic field. Generally, this operating mode is used when the NFC device **110** is provided with its own power source, for example the battery **170**, as is the case with a cellular mobile telephone, which is then in card-emulation mode.

[0060] Each of the NFC devices transmits data using a modulation scheme, for example an On-Off-keying (OOK) amplitude-modulation scheme.

[0061] In this case, the modulation is reflected by a load modification, and reference is then made to communication through active load modulation.

[0062] In comparison with a passive load modulation, greater operating distances are obtained, which may range as far as 10 cm depending on the protocol that is used.

[0063] Moreover, the use of active load modulation makes it possible to use small antennas. However, this type of communication by active load modulation presents other drawbacks.

[0064] It is desirable, when communicating by active load modulation, for the signal transmitted by the device in card-emulation mode to be in phase, or in phase opposition, with the signal received from the reader to have, at the reader and hence also at the device in card emulation mode, a modulation amplitude that is as large as possible in terms of absolute value. A phase adjustment is generally needed on the device in card emulation mode during the development of the device in a known environment which is not always feasible.

[0065] Moreover, in active load modulation, a calibration is needed to synchronize the local oscillator of the card emulator to the reader signal. This process needs several milliseconds to be accurate enough to pass the phase drift requirement of the norm ISO14443 for example.

[0066] However, in the transport sector, the object in card emulation mode must be able to operate with old readers of limited performance, such as those with only envelope-detection reception architecture, different from the architectures having two channels. Moreover, many readers used for access control in several countries are not compliant with all the specifications of the norm ISO14443 and the startup time in these cases can be reduced down to 30 μ s and enabling first commands for example 177 μ s after starting their radiofrequency magnetic field.

[0067] An example of envelope-detector readers are readers which may implement the Felica protocol. It has been found that the distance between such envelope-detector readers and the object in card-emulation mode influences the coupling effect, in particular when this distance is small, for example smaller than 50 mm, which results in a mismatch in the reader-object system, and hence introduces a phase shift between the signal received by the reader and the signal transmitted by the object or vice versa. This phase shift can be in either direction depending on the use case and become important enough to be incompatible with some standards.

[0068] There is therefore a need to find a solution to overcome this phase shift when the distances between the reader **160** and the emulated card mode device **110** becomes smaller than 50 mm.

[0069] Moreover, the active modulation requires power from the battery **170** which may cause functioning issues in the case of a low battery level.

[0070] The disclosed embodiments provide an NFC controller **140** configured to switch from active load modulation to passive load modulation at least when the battery power level is lower than a first power threshold or when an NFC charging session starts.

[0071] In an example, the NFC controller switches from passive load modulation to active load modulation when the battery power level is higher than a second power threshold.

[0072] These embodiments allow to maintain a basic operation state of the device **110** even if the battery is low. Moreover, it allows the charge of a depleted battery by forcing passive load modulation at a low battery level and initiate an NFC wireless charging session.

[0073] Other embodiments provide that the controller switches from passive load modulation to active load modulation when the received signal strength indicator (RSSI) becomes higher than a first RSSI threshold or that the controller switches from active load modulation to passive load modulation when the received signal strength indicator becomes lower than a second RSSI threshold, the first RSSI threshold being higher than the second threshold.

[0074] The received signal strength indicator is here used to approximate the distance between the reader and the NFC device **110**, and figure out when phase shifting would possibly happen due to close coupling. Since passive load modulation has much shorter response time than active load modulation, this improves interoperability and performances by shortening the response time and preventing phase degradation in close coupling. This also creates a hysteresis to prevent a parasitic switch between the passive load modulation and the active modulation mode due to received signal strength indicator variations around the first or the second RSSI threshold.

[0075] In an example, the first and second RSSI thresholds are based on the modulation type.

[0076] In another example, the switching is performed when the controller is in a card emulation mode.

[0077] In another case, the received signal strength indicator is filtered or averaged. This helps to prevent a parasitic switch between the passive load modulation and the active modulation mode due to the received signal strength indicator variations.

[0078] FIG. 2 represents schematically circuits of the NFC system **100** according to an embodiment. More precisely, FIG. 2 represents the NFC controller **140**, the matching circuit **130** and the antenna **120** of the NFC device **110**. The NFC controller **140** represented allows to switch between passive load modulation and active load modulation.

[0079] In the represented antenna, the antenna **120** is coupling a node Ant1 to a node Ant2.

[0080] In the represented example, the matching circuit **130** is comprising two input nodes NRF01, NRF02, a first capacitance C_p coupling the first output node Ant1 to the second output node Ant2;

and a resistor R_p coupling the first output node Ant1 to the second output node Ant2. In the matching circuit **130** represented, a first and a second inductances Lemi1, Lemi2 are coupling respectively the node NRF01 to a node Nm4 and the node NRF02 to a node Nm5; a second and a third capacitances Cemi1, Cemi2 are respectively coupling the nodes Nm4 and Nm5 to ground. Additionally, a fourth and a fifth capacitances Cs1, Cs2 are coupling respectively the node Nm4 to the first output node Ant1 and the node Nm5 to the second output node Ant2. Furthermore, a capacitance Crfi1 and a resistance Rrfi1 are connected in series between a node RFI1 and the first output node Ant1. Another capacitance Crfi2 and another resistance Rrfi2 are connected in series between a node RFI2 and the second output node Ant2. The nodes RFI1 and RFI2 are configured to receive, in card emulation mode, the signal sent by the reader via the antenna **120** and, in reader mode, the load modulation signal generated by the contactless tag or card coupled to the antenna **120**.

[0081] The NFC controller **140** also comprises two radio frequency drivers **220, 222**.

[0082] The load modulation signal is for example a Manchester coded subcarrier of the NFC 13,56 MHz frequency.

[0083] In the represented example, the radio frequency driver **220** are coupling a node NCTRL_SEL1 to the node NRF01 of the matching circuit **130** and the radio frequency driver **222** couples a node NCTRL_SEL2 to the node NRF02 of the matching circuit **130**.

[0084] The radio frequency drivers **220, 222** are moreover configured to receive n setting signals ENn, the load modulation signal, a selection signal SEL, and respectively a first and a second control signal CTRL, CTRL/. The first and second control signal CTRL, CTRL/, are configured to be sent on the node NCTRL_SEL1 and on the node NCTRL_SEL2 respectively. The selection signal SEL is also configured to be sent on the node NCTRL_SEL1 and on the node NCTRL_SEL2. The selection signal SEL and the n setting signals ENn are for example issued by a control unit **260** (Control Unit) of the NFC controller.

[0085] In the represented example, the NFC controller comprises a first and a second logic units **250, 252** configured to perform, during active load modulation, respectively: an AND logic function from an NFC carrier signal and the load modulation signal to generate the first control signal CTRL on the node NCTRL_SEL1; and an AND logic function from the inversed (i.e. shifted by 180°) NFC carrier signal and the load modulation signal, to generate the second control signal CTRL/ on the node NCTRL_SEL2.

[0086] During passive load modulation, the radio frequency drivers **220, 222** are configured to adopt a third or a fourth resistance values based on the load modulation signal level. The n setting signals ENn as well as the selection signal SEL set the third and fourth resistance values. The n setting signals ENn and the selection signal are, for example, based on instruction bits which are stored, through registers, in the memory **150**. When the load modulation signal corresponds to an unloaded state, the radio frequency drivers **220, 222** are set to the third resistance value, and when the load modulation signal corresponds to a loaded state, the radio frequency drivers **220, 222** are set to the fourth resistance value. The fourth resistance value is, for example, lower than one Ohm and the third value is set to a high impedance.

[0087] During active load modulation, the radio frequency drivers **220, 222** exhibit one ON-resistance value which is based on the signals ENn. The signal on nodes NRF01 or NRF02 is alternatively pushed to a reference voltage VDD, also called VDDRF, then pulled to ground according to the respective control signals CTRL or CTRL/.

[0088] FIG. **3** schematically represents circuits of the NFC system **100**.

[0089] The example of FIG. **3** comprises the circuit of FIG. **2** to which components are added.

[0090] In the represented example, the matching circuit **130** comprises other input nodes CDMP1, CDMP2 and a first and a second capacitance Ccdmp1, Ccdmp2 coupling respectively the node CDMP1 to the first output node Ant1 and the input node CDMP2 to the second output node Ant2. The NFC controller **140** also comprises two resistive circuits **210, 212** (RCDMP1, RCDMP2)

coupling ground respectively to the node CDM1 and to node CDM2.

[0091] The resistive circuits **210**, **212** are configured to receive, each, resistance configuration signals (EN_CDM), a load modulation signal (Load_modulation_signal) and a damping control signal (Damping_control). A first and a second resistance values of the resistive circuits **210**, **212** are, for example, set by the resistance configuration signals (EN_CDM). The first and second resistance values are for example coded and stored, through registers, in the memory **150**.

[0092] In an example, during passive load modulation, the resistance value of the resistive circuits **210**, **212** toggles between the first and the second resistance values depending on the load modulation signal level. The second resistance value is, for example, lower than one Ohm and the first value is set to a high impedance. In an example, when the load modulation signal corresponds to an unloaded state, the resistive circuits **210**, **212** are set to the first resistance value, and when the load modulation signal corresponds to a loaded state, the resistive circuits **210**, **212** are set to the second resistance value.

[0093] In another example, during active load modulation, the resistance value of the resistive circuits **210**, **212** toggles between a fifth and a sixth resistance values (equal or different from first and second resistances values) depending on the damping control signal. In this example, the fifth resistance value is set, for example, high enough to decrease the quality factor of the antenna **120** and therefore damp an active load modulation signal enabling resynchronization of an internal phase locked loop to the reader **160** signal. The sixth resistance value is, for example, low enough to ensure a high-quality factor of the antenna **120** during resynchronization with the reader signal and active load modulation transmission.

[0094] The example of FIG. 3 provides an additional way to realize passive load modulation by either switching between two predefined resistance values of the drivers **220**, **222**, as in FIG. 2, and/or by switching between two predefined resistances values of the resistive circuits **210**, **212**.

[0095] FIG. 4 schematically represents a circuit of FIG. 2 or 3. More precisely, FIG. 4 represents examples of the radio frequency drivers **220**, **222**.

[0096] The radio frequency drivers **220**, **222** of FIG. 3, for example, comprise N (N being an integer) branches **312**, . . . , **312n** coupling ground to a reference voltage rail VDD.

[0097] Each of the branches **312**, . . . , **312n** is comprising an NMOS N1, . . . , Nn and a PMOS P1, . . . , Pn transistors in series. A conduction node of the NMOS transistor is coupled to ground and a conduction node of the PMOS transistor is coupled to the VDD voltage rail. A conduction node NC1, . . . , NCn, which is common to the NMOS transistor and the PMOS transistor of the respective branch, is coupled to the node NRFO1 (respectively NRF02 for the second radio frequency driver **222**). In an example, the PMOS and NMOS transistors have a different size from one branch to the other. For example, their ON-resistance is binary weighted (i.e., is twice the value as compared to the one of the previous branch).

[0098] Each of the branches **312**, . . . , **312n** further comprises a switch **302**, . . . , **302n** and another switch **304**, . . . , **304n**.

[0099] The switch **302**, . . . , **302n** of each respective branch, is coupling, in a first state, the controlling node of the PMOS transistor P1, . . . , Pn to the VDD voltage rail and, in a second state, the controlling node of the PMOS and NMOS N1, . . . , Nn transistors to the node NCTRL_SEL1 (respectively NCTRL_SEL2 for the radio frequency driver **222**).

[0100] The switch **304**, . . . , **304n**, of each respective branch, is coupling, in a first state, the controlling node of the NMOS transistor to ground, and in a second state, the controlling node of the PMOS and NMOS transistors to the node NCTRL_SEL1 (respectively NCTRL_SEL2). In an example, the first state of the switches **302**, . . . , **302n** and switches **304**, . . . , **304n** is occurring at the same time, and the second state of the switches **302**, . . . , **302n** and another switch **304**, . . . , **304n** are occurring at the same time. The first and second states are controlled by the respective signals EN1, . . . , ENn.

[0101] During passive loading modulation, the selection signal SEL is connected to the controlling

nodes of the NMOS and PMOS transistors of all the branches **312**, . . . , **312n**. If the signal SEL is similar to VDD (or VDDRF) then the PMOS transistors impedance is high and NMOS transistors are turned on (i.e., they are in a conducting state). The NMOS transistors are therefore selected. If the signal SEL is similar to ground, the PMOS transistors are selected. In other words, the SEL signal selects either the NMOS lines or the PMOS lines. The SEL signal depends, for example, on a bit stored in the memory **150**. On the other hand, when the signals **En1**, . . . , **ENn** turn the switches **302**, . . . , **302n** and **304**, . . . , **304n** in their first state, it turns off the transistors **P1**, . . . , **P1n** and **N1**, . . . , **N1n** (i.e., it turns off the respective branch which becomes non-conductive). The signals **En1**, . . . , **ENn** selects which branches among the branches **312**, . . . , **312n** are selected. According to the number of branches selected, the resistance of the radio frequency drivers **220**, **222** can be modified. The first and second resistances can be thus predefined and coded on N bits (for example N=8 bits). In an example, the code 0xFF means that the branches are ON which would correspond to the loaded state and the code 0x00 means that all branches are disconnected which places the radio frequency drivers **220**, **222** in a high impedance state which would correspond to the unloaded state. The configuration bits corresponding to the given resistances are, for example, stored in the memory **150**. The person of skill in the art can choose other codes to implement other resistance values for the loaded and unloaded states of the load modulation signal.

[0102] During active load modulation, the branches of the drivers **220**, **222** comprise in push-pull stages (for example eight stages if N=8). Each push-pull stage is the pair of the PMOS and NMOS transistors **P1**, . . . , **Pn**, **N1**, . . . , **N1n** of the same branch which alternatively push the output on node **NRF01** (respectively **NRF02**) to VDD (VDDRF) potential and pull it to the ground potential. The signals **EN1**, . . . , **ENn** enable which of the push-pull stage is possibly controlled by the signal CTRL (respectively CTRL/). Deactivated push-pull stages are high impedance. The idle state of the CTRL and CTRL/signals can adopt three configurable configurations. Both can be high, both low or one high and one low.

[0103] FIG. 5 represents schematically a circuit of FIG. 3. More precisely, FIG. 5 represents an embodiment of the resistive circuits **210**, **212**.

[0104] In the represented example, the resistive circuits **210**, **212** have N branches **412**, . . . , **412n** in parallel each coupling ground to the node **CDMP1** (respectively **CDMP2**).

[0105] Each branch **412**, . . . , **412n** comprises a switch **424**, . . . , **424n** and a resistor **404**, . . . , **404n** which has, for example, a different and binary weighted resistance value from one branch to another. The switches **424**, . . . , **424n** are, for example, transistors.

[0106] In active modulation, the switches **424**, . . . , **424n** are selectively enabled, following a damping signal (Damping_control), to define at least two resistances values for example coded on N bits. According to which of the switches **424**, . . . , **424n** are in a conducting state (depending on the Nth bit value), the resistance of the resistive circuit is low or on the contrary of high impedance. The obtained resistance is called damping resistance and is used to decrease the quality factor of the antenna **120** and therefore damp an active load modulation signal enabling resynchronization of an internal phase locked loop to the reader **160** signal.

[0107] During passive load modulation, at least two resistances are, for example, predefined by the resistance configuration signals **EN_CDMP**. The load modulation signal allows toggling between at least two of the predefined resistance values coded on N bits. For example, if the code is 0x3FF, all branches **412**, . . . , **412n** are in a conducting state, which leads to resistance value of the resistive circuit for example as low as 0.3 Ohms used during loaded (otherwise said modulated) state of the load modulation signal. If the code is 0x000, all branches **412**, . . . , **412n** are in a non-conducting state which leads to a high impedance used during the unloaded (otherwise said unmodulated) state of the load modulation signal. The person of skill in the art can choose which switches to be selected to obtain different resistances values.

[0108] FIG. 6 is a chronogram of functioning of the circuits of FIG. 3. More precisely, FIG. 6 represents the load modulation signal as function of time when emulating a contactless card

compliant with the ISO14443-A protocol at the basic rate of 106 kbps.

[0109] In the represented example, between a time **t1** and a time **t2** and further between a time **t3** and a time **t4**, the load modulation signal, which is a Manchester coded subcarrier of the NFC signal, exhibit two times four pulses between a low and a high state. The high state corresponds to a loaded state (or modulated state) and the low state corresponds to an unloaded state (or unmodulated state). During said loaded state, a predefined resistance of the resistive circuits **210**, **212** or of the radio frequency drivers **220**, **222** is set, and during the unloaded state another predefined resistance value is set. It allows to perform a passive load modulation using the same resistive circuits and radio frequency drivers as for the active load modulation.

[0110] FIG. 7 is another chronogram of functioning of a circuit of FIG. 3. More precisely, FIG. 7 represents the load modulation signal as function of time as well as the signal CTRL.

[0111] In the represented example, the load modulation signal is similar to FIG. 6. The signal CTRL is pulsing at the carrier frequency 13,56 MHz (represented in shaded area) during the pulses of the load modulation signal, and is off elsewhere. The push-pull stages of the radio frequency drivers **220**, **222** are driven during high state of the CTRL signal to achieve an active load modulation.

[0112] FIG. 8 is another chronogram of functioning of a circuit of FIG. 3. More precisely, the example of FIG. 8 represents, during active load modulation, the reader **160** signal (line 1), the envelope of the reader signal of line 1 (line 2), the signal between nodes NRF01 and NRF02 (line 3), the signal between nodes Ant1 and Ant2 (line 4), the damping signal (line 5) and a phase locked loop signal.

[0113] Before a time **t'1**, the reader signal begins to be detected and the signals of lines 3, 4, 5 are at a low level, only the phase locked loop signal is at a high level.

[0114] At time **t'1**, the signal between nodes NRF01 and NRF02 oscillates at the carrier frequency during the duration of a pulse of the load modulation signal in order to obtain a modulation on the reader signal until a time **t'2**. This modulation signal is present on the antenna outputs nodes Ant1, Ant2 with an amplitude growing shape until time **t'2**.

[0115] When the signal between nodes NRF01 and NRF02 is stopped at time **t'2**, the damping control signal pulse is enabled which allow to increase the decay speed of the output signal at the antenna outputs. Without the use of the damping control signal, the decay would take longer time as shown in dashed lines.

[0116] As soon as the damping control signal pulse is finished, the phase-locked loop signal is put back at a high state level until a modulation signal is enabled again at a high level at a time **t'3**. The process described from time **t'1** to time **t'3** is then repeated for each modulation. In the represented example seven subcarrier modulation periods are applied.

[0117] Other aspects of the present disclosure are summarized below. [0118] According to an example 1 of a first aspect, an NFC controller **140** is configured to switch from active load modulation to passive load modulation when a battery power level is lower than a first power threshold or when an NFC charging session starts. [0119] According to an example 2 of the first aspect, a method of operating an NFC controller (**140**) comprises the step of switching from active load modulation to passive load modulation at least when a battery power level is lower than a first power threshold or when an NFC charging session starts. [0120] Example 3: The NFC controller of example 1, or the method of example 2, wherein the controller (**140**) switches from passive load modulation to active load modulation when a received signal strength indicator (RSSI) becomes higher than a first RSSI threshold. [0121] Example 4: The NFC controller or the method of example 3, wherein the controller switches from active load modulation to passive load modulation when the received signal strength indicator becomes lower than a second RSSI threshold, the first RSSI threshold being higher than the second threshold. [0122] Example 5: The NFC controller of any of examples 1 or 3 or 4, or the method of any of examples 2 to 4, wherein the controller switches from passive load modulation to active load modulation when the battery power level is

higher than a second power threshold. [0123] Example 6: The NFC controller or the method of examples 4 or 5, wherein the first and second RSSI thresholds are based on the modulation type. [0124] Example 7: The NFC controller of any of examples 1, or 3 to 6, or the method of any of examples 2 to 6, wherein the switching is performed when the controller is in a card emulation mode. [0125] Example 8: The controller or the method of any of examples 3, or 4 to 7 in their dependence to example 3, wherein the received signal strength indicator is filtered or averaged. [0126] Example 9: The controller of any of examples 1, or 3 to 8, or the method of any of examples 2 to 8, wherein the controller (**140**) comprises at least one radio frequency driver (**220, 222**) and, during passive load modulation, said radio frequency driver is configured to adopt a third or a fourth resistance value based on a load modulation signal level. [0127] Example 10: The controller or the method of example 9, wherein the controller (**140**) comprises at least one resistive circuit (**210, 212**) and, during passive load modulation, said resistive circuit is configured to adopt a first or a second resistance value based on the load modulation signal (Load_modulation_signal) level. [0128] Example 11: The controller or the method of example 10, wherein said at least one resistive circuit (**210**) has a plurality of first branches (**412, . . . , 412n**) in parallel each coupling ground (GND) to a same first node (CDMP1), each of the first branches comprising a first switch (**424, . . . , 424n**) and a resistor (**404, . . . , 404n**); and said at least one radio frequency driver (**220, 222**) comprising a plurality of second branches (**312, . . . , 312n**) coupling ground to a reference voltage rail (VDD, VDDRF), each of the second branches comprising: an NMOS and a PMOS transistors (**P1, . . . , Pn, N1, . . . , Nn**) in series, a conduction node of said NMOS transistor being coupled to ground and a conduction node of said PMOS transistor being coupled to the reference voltage rail, a conduction node common to said NMOS transistor and said PMOS transistor being coupled to a second node (NRF01, NRF02); a second switch (**302, . . . , 302n**) configured to couple, in a first state, a controlling node of said PMOS transistor to the reference voltage rail (VDD) and, in a second state, the controlling node of said PMOS and NMOS transistors to a same third node (NCTRL_SEL1); and a third switch (**304, . . . , 304n**) configured to couple, in a first state, a controlling node of said NMOS transistor to ground, and in a second state, the controlling node of said PMOS and NMOS transistors to the third node (NCTRL_SEL1), the first state of the second and third switches occurring at the same time, and the second state of the second and third switches occurring at the same time. [0129] Example 12: The controller or the method of example 11, wherein the first and second resistance values correspond respectively to a first number of the first switches (**424, . . . , 424n**) of the first branches (**412, . . . , 412n**) being in a conductive state and to a second number of the first switches of the first branches being in a conductive state; the first switches of the resistive circuit being driven based on the load modulation signal level, a first load modulation signal level corresponding to said first number and a second load modulation signal level corresponding to said second number. [0130] Example 13: The controller or the method of any of examples 10 to 12, wherein the third and fourth resistance values correspond respectively to a third and fourth numbers of the second or third switches of the second branches which are in the first state, the first load modulation signal level corresponding to said third number and the second load modulation signal level corresponding to said fourth number. [0131] Example 14: The controller or the method of any of examples 9 to 13, wherein during active load modulation, the resistive circuit is configured to adopt, based on a damping signal (Damping_control) level: a fifth resistance value adapted to lower a quality factor of an antenna (**120**) coupled to the controller; and a sixth resistance value adapted to increase said quality factor; said fifth and sixth resistance values corresponding to a respective fifth and sixth number of first switches (**424, . . . , 424n**) of the first branches which are in a conductive state. [0132] Example 15: The controller or the method of any of examples 10 to 14, wherein the controller comprises a first logic unit (**250**) configured to perform, during active load modulation, an AND logic function from an NFC carrier signal and the load modulation signal, to generate a control signal (CTRL) on the third node (NCTRL_SEL1). [0133] Example 16: The controller or the method of example 15, wherein the load modulation

signal (Load_modulation_signal) is a Manchester coded subcarrier of the NFC carrier signal.

[0134] Example 17: The controller or the method of any of examples 10 to 16, wherein the NMOS or PMOS transistors of the second branches are binary weighted from one second branch to another and wherein the resistors (**404**, . . . , **404n**) of the first branches are binary weighted from one first branch (**412**, . . . , **412n**) to another.

[0135] Example 18: The controller or the method of any of examples 14 to 17, wherein the first, second, third, fourth, fifth and sixth numbers are coded in one or several registers of a non-volatile memory (**150**).

[0136] Example 19: The controller or the method of any of examples 10 to 18, wherein the controller comprises a first and a second of said at least one resistive circuits (RCDMP1, RCDMP2), and a first and a second of said at least one radio frequency driver (**220**, **222**); the controller comprising a second logic unit (**252**) configured to perform, during active load modulation, an AND logic function from the inversed NFC carrier signal and the load modulation signal, to generate an inversed control signal (CTRL/) on the third node (NCTRL_SEL2) coupled to the second radio frequency driver.

[0137] According to an example 20, an NFC device (**100**) comprises: the NFC controller (**140**) of any of examples 1 or 3 to 19; an antenna (**120**); and a matching circuit (**130**) coupling the controller (**140**) to the antenna (**120**).

[0138] Example 21: The device of example 20 wherein the matching circuit comprises: a first and a second input nodes (CDMP1, CDMP2) coupled respectively to the first and second resistive circuits (**210**, **212**) of the controller; a third and fourth input nodes (NRF01, NRF02) coupled respectively to the first and the second radio frequency drivers (**220**, **222**) of the controller; a first and a second output nodes (Ant1, Ant2) coupled to the antenna (**120**); a first and a second capacitance coupling respectively the first input node (CDMP1) to the first output node (Ant1) and the second input node (CDMP2) to the second output node (Ant2); a third capacitance (Cp) coupling the first output node to the second output node; a resistor (Rp) coupling the first output node (Ant1) to the second output node (Ant2); a first and a second inductances (Lemi1, Lemi2) coupling respectively the first radio frequency driver (**220**) to a fourth node (Nm4) and the second radio frequency driver (**222**) to a fifth node (Nm5); a fourth and a fifth capacitances (Cemi1, Cemi2) coupling respectively the fourth node (Nm4) and the fifth node (Nm5) to ground; a sixth and a seventh capacitances (Cs1, Cs2) coupling respectively the fourth node (Nm4) to the first output node (Ant1) and the fifth node (Nm5) to the second output node (Ant2).

[0139] According to an example 22 of a second aspect, an NFC device (**100**) comprises: an NFC controller (**140**) comprising a first and second resistive circuits (**210**, **212**); and a matching circuit (**130**) coupling the controller (**140**) to the antenna (**120**) and comprising: a first and a second input nodes (CDMP1, CDMP2) coupled respectively to the first and second resistive circuits (**210**, **212**) of the controller; a first and a second output nodes (Ant1, Ant2) configured to be coupled to an antenna; a first and a second capacitance (Ccdmp1, Ccdmp2) coupling respectively the first input node (CDMP1) to the first output node (Ant1) and the second input node (CDMP2) to the second output node (Ant2).

[0140] Example 23: The NFC device of example 22, wherein the NFC controller (**140**) is configured to switch from active load modulation to passive load modulation at least when a battery power level is lower than a first power threshold or when an NFC charging session starts.

[0141] Example 24: The NFC device of example 22 or 23, wherein the controller (**140**) switches from passive load modulation to active load modulation when a received signal strength indicator (RSSI) becomes higher than a first RSSI threshold.

[0142] Example 25: The NFC device of example 23 or 24, wherein the controller switches from active load modulation to passive load modulation when the received signal strength indicator becomes lower than a second RSSI threshold, the first RSSI threshold being higher than the second threshold.

[0143] Example 26: The NFC device of any of examples 23, or 24 or 25 in their dependence to example 23, wherein the controller switches from passive load modulation to active load modulation when the battery power level is higher than a second power threshold.

[0144] Example 26: The NFC device of example 25, wherein the first and second RSSI thresholds are based on the modulation type.

[0145] Example 27: The NFC device of any of examples 23 to 26, wherein the switching is performed when the

controller is in a card emulation mode. [0146] Example 28: The NFC device of any of examples 24, or 25 to 27 in their dependence to example 24, wherein the received signal strength indicator is filtered or averaged. [0147] Example 29: The NFC device of any of examples 23 to 28, wherein during passive load modulation, said resistive circuit is configured to adopt a first or a second resistance value based on a load modulation signal (Load_modulation_signal) level. [0148] Example 30: The NFC device of any of examples 23 to 29, wherein the controller (**140**) comprises at least one radio frequency driver (**220, 222**) and, during passive load modulation, said radio frequency driver is configured to adopt a third or a fourth resistance value based on the load modulation signal level. [0149] Example 31: The NFC device of example 30 in its dependence to example 29, wherein said resistive circuit (**210**) has a plurality of first branches (**412, . . . , 412n**) in parallel each coupling ground (GND) to the same first node (CDMP1), each first branches comprising a first switch (**424, . . . , 424n**) and a resistor (**404, . . . , 404n**); and said at least one radio frequency driver (**220, 222**) comprising a plurality of second branches (**312, . . . , 312n**) coupling ground to a reference voltage rail (VDD, VDDRF), each of the second branches comprising: an NMOS and a PMOS transistors (**P1, . . . , Pn, N1, . . . , Nn**) in series, a conduction node of said NMOS transistor being coupled to ground and a conduction node of said PMOS transistor being coupled to the reference voltage rail, a conduction node common to said NMOS transistor and said PMOS transistor being coupled to a second node (NRF01, NRF02); a second switch (**302, . . . , 302n**) configured to couple, in a first state, a controlling node of said PMOS transistor to the reference voltage rail (VDD) and, in a second state, the controlling node of said PMOS and NMOS transistors to a same third node (NCTRL_SEL1); and a third switch (**304, . . . , 304n**) configured to couple, in a first state, a controlling node of said NMOS transistor to ground, and in a second state, the controlling node of said PMOS and NMOS transistors to the third node (NCTRL_SEL1), the first state of the second and third switches occurring at the same time, and the second state of the second and third switches occurring at the same time. [0150] Example 32: The NFC device of any of examples 29 to 31, wherein the first and second resistance values correspond respectively to a first number of the first switches (**424, . . . , 424n**) of the first branches (**412, . . . , 412n**) being in a conductive state and to a second number of the first switches of the first branches being in a conductive state; the first switches of the resistive circuit being driven based on the load modulation signal level, a first load modulation signal level corresponding to said first number and a second load modulation signal level corresponding to said second number. [0151] Example 33: The NFC device of any of examples 29 to 32, wherein the third and fourth resistance values correspond respectively to a third and fourth numbers of the second or third switches of the second branches which are in the first state, the first load modulation signal level corresponding to said third number and the second load modulation signal level corresponding to said fourth number. [0152] Example 34: The NFC device of any of examples 29 to 33, wherein during active load modulation, the resistive circuit is configured to adopt, based on a damping signal (Damping_control) level: a fifth resistance value adapted to lower a quality factor of an antenna (**120**) coupled to the controller; and a sixth resistance value adapted to increase said quality factor; said fifth and sixth resistance values corresponding to a respective fifth and sixth number of first switches (**424, . . . , 424n**) of the first branches which are in a conductive state. [0153] Example 35: The NFC device of any of examples 29 to 34, wherein the controller comprises a first logic unit (**250**) configured to perform, during active load modulation, an AND logic function from an NFC carrier signal and the load modulation signal, to generate a control signal (CTRL) on the third node (NCTRL_SEL1). [0154] Example 36: The NFC device of example 35, wherein the load modulation signal (Load_modulation_signal) is a Manchester coded subcarrier of the NFC carrier signal. [0155] Example 37: The NFC device of any of examples 29 to 36, wherein the NMOS or PMOS transistors of the second branches are binary weighted from one second branch to another and wherein the resistors (**404, . . . , 404n**) of the first branches are binary weighted from one first branch (**412, . . . , 412n**) to another. [0156] Example 38: The NFC device of any of examples 33 to

37, wherein the first, second, third, fourth, fifth and sixth numbers are coded in one or several registers of a non-volatile memory (150). [0157] Example 39: The NFC device of any of examples 29 to 38, wherein the controller (140) comprises a first and a second radio frequency drivers (220, 222), and the matching circuit comprises: a third and fourth input nodes (NRF01, NRF02) coupled respectively to the first and the second radio frequency drivers (220, 222) of the controller; a third capacitance (Cp) coupling the first output node to the second output node a resistor (Rp) coupling the first output node (Ant1) to the second output node (Ant2); a first and a second inductances (Lemi1, Lemi2) coupling respectively the first radio frequency driver (220) to a fourth node (Nm4) and the second radio frequency driver (222) to a fifth node (Nm5); a fourth and a fifth capacitances (Cemi1, Cemi2) coupling respectively the fourth node (Nm4) and the fifth node (Nm5) to ground; and a sixth and a seventh capacitances (Cs1, Cs2) coupling respectively the fourth node (Nm4) to the first output node (Ant1) and the fifth node (Nm5) to the second output node (Ant2).

[0158] Various embodiments and variants have been described. Those skilled in the art will understand that certain features of these embodiments can be combined and other variants will readily occur to those skilled in the art. In particular, even if the example of FIG. 2 describes two resistive circuits and two radio frequency drivers, a controller 140 having one resistive circuit and one radio frequency driver can be envisaged. In that case, nodes NRF01 and NRF02 can be connected together and are in phase.

[0159] Finally, the practical implementation of the embodiments and variants described herein is within the capabilities of those skilled in the art based on the functional description provided hereinabove. In particular, concerning the number of resistances values, the person of the art may use its knowledge to predefine more than two different resistances values possible for the resistive circuits or for the radio frequency drivers depending on the passive or active load modulations needs.

Claims

1. An NFC controller configured to switch from active load modulation to passive load modulation at least when a received signal strength indicator (RSSI) becomes higher than a first RSSI threshold, wherein the NFC controller comprises at least one radio frequency driver and, during passive load modulation, said radio frequency driver is configured to select between a first resistance value and a second resistance value based on a load modulation signal level.
2. The controller of claim 1, further comprising at least one resistive circuit and wherein, during passive load modulation, said at least one resistive circuit is configured to selected between a third resistance value and a fourth resistance value based on the load modulation signal level.
3. The controller of claim 2, wherein: said at least one resistive circuit has a plurality of first branches in parallel each coupling ground to a same first node, each first branches comprising a first switch and a resistor; and said at least one radio frequency driver comprises a plurality of second branches coupling ground to a reference voltage rail, each of the second branches comprising: NMOS and PMOS transistors in series, a conduction node of said NMOS transistor being coupled to ground and a conduction node of said PMOS transistor being coupled to the reference voltage rail, a conduction node common to said NMOS transistor and said PMOS transistor being coupled to a second node; a second switch configured to couple, in a first state, a controlling node of said PMOS transistor to the reference voltage rail and, in a second state, the controlling node of said PMOS and NMOS transistors to a same third node; and a third switch configured to couple, in a first state, a controlling node of said NMOS transistor to ground, and in a second state, the controlling node of said PMOS and NMOS transistors to the third node, the first state of the second and third switches occurring at the same time, and the second state of the second and third switches occurring at the same time.
4. The controller of claim 3, wherein the first and second resistance values correspond respectively

to a first number of the first switches of the first branches being in a conductive state and to a second number of the first switches of the first branches being in a conductive state; the first switches of the resistive circuit being driven based on the load modulation signal level, a first load modulation signal level corresponding to said first number and a second load modulation signal level corresponding to said second number.

5. The controller of claim 3, wherein the third and fourth resistance values correspond respectively to a third and fourth numbers of the second or third switches of the second branches which are in the first state, the first load modulation signal level corresponding to said third number and the second load modulation signal level corresponding to said fourth number.

6. The controller of claim 3, wherein, during active load modulation, the resistive circuit is configured to adopt, based on a damping signal level: a fifth resistance value adapted to lower a quality factor of an antenna coupled to the controller; and a sixth resistance value adapted to increase said quality factor; said fifth and sixth resistance values corresponding to a respective fifth and sixth number of first switches of the first branches which are in a conductive state.

7. The controller of claim 6, wherein the first, second, third, fourth, fifth and sixth numbers are coded in one or several registers of a non-volatile memory.

8. The controller of claim 3, wherein the controller comprises a first logic unit configured to perform, during active load modulation, an AND logic function from an NFC carrier signal and the load modulation signal, to generate a control signal on the third node.

9. The controller of claim 8, wherein the load modulation signal is a Manchester coded subcarrier of the NFC carrier signal.

10. The controller of claim 3, wherein the NMOS or PMOS transistors of the second branches are binary weighted from one second branch to another and wherein the resistors of the first branches are binary weighted from one first branch to another.

11. The controller of claim 3, wherein the controller comprises a first and a second of said at least one resistive circuits, and a first and a second of said at least one radio frequency driver; the controller comprising a second logic unit configured to perform, during active load modulation, an AND logic function from the inversed NFC carrier signal and the load modulation signal, to generate an inversed control signal on the third node coupled to the second radio frequency driver.

12. The controller of claim 1, wherein the controller switches from passive load modulation to active load modulation when a battery power level is lower than a first power threshold or when an NFC charging session starts.

13. The controller of claim 12, wherein the controller switches from passive load modulation to active load modulation when the battery power level is higher than a second power threshold.

14. The controller of claim 1, wherein the controller switches from active load modulation to passive load modulation when the received signal strength indicator becomes lower than a second RSSI threshold, the first RSSI threshold being higher than the second threshold.

15. The controller of claim 14, wherein the first and second RSSI thresholds are based on the modulation type.

16. The controller of claim 1, wherein the switching is performed when the controller is in a card emulation mode.

17. The controller of claim 1, wherein the received signal strength indicator is filtered or averaged.

18. An NFC device, comprising: the NFC controller of claim 1; an antenna; and a matching circuit coupling the controller to the antenna.
