

US Patent & Trademark Office

Patent Public Search | Text View

United States Patent	12412863
Kind Code	B2
Date of Patent	September 09, 2025
Inventor(s)	Mao; Wei-Jhih et al.

Die attached leveling control by metal stopper bumps

Abstract

In some embodiments, the present disclosure relates to an integrated chip including a substrate and a first die disposed over the substrate. A first plurality of die stopper bumps are disposed along a backside of the first die. The first plurality of die stopper bumps directly contact the backside of the first die, and the first plurality of die stopper bumps are arranged as a plurality of groups of die stopper bumps. A plurality of adhesive structures are also present. Each of the plurality of adhesive structures surrounds a corresponding group of the plurality of groups of die stopper bumps.

Inventors: Mao; Wei-Jhih (Taipei, TW), Chang; Kuei-Sung (Kaohsiung, TW), Tsai; Shang-Ying (Pingzhen, TW)

Applicant: Taiwan Semiconductor Manufacturing Company, Ltd. (Hsinchu, TW)

Family ID: 81899440

Assignee: Taiwan Semiconductor Manufacturing Company, Ltd. (Hsinchu, TW)

Appl. No.: 18/422220

Filed: January 25, 2024

Prior Publication Data

Document Identifier	Publication Date
US 20240162183 A1	May. 16, 2024

Related U.S. Application Data

continuation parent-doc US 17184924 20210225 US 11923331 child-doc US 18422220

Publication Classification

Int. Cl.: H01L23/00 (20060101); **H01L21/48** (20060101); **H01L23/10** (20060101); **H01L23/498** (20060101); **H01L25/00** (20060101); **H01L25/065** (20230101)

U.S. Cl.:

CPC H01L24/32 (20130101); **H01L21/4803** (20130101); **H01L21/4853** (20130101); **H01L23/10** (20130101); **H01L23/49838** (20130101); **H01L24/14** (20130101); **H01L24/16** (20130101); **H01L24/17** (20130101); **H01L24/33** (20130101); **H01L24/48** (20130101); **H01L24/73** (20130101); **H01L24/81** (20130101); **H01L24/83** (20130101); **H01L24/92** (20130101); **H01L25/0657** (20130101); **H01L25/50** (20130101); H01L24/05 (20130101); H01L2224/05554 (20130101); H01L2224/1403 (20130101); H01L2224/1601 (20130101); H01L2224/16014 (20130101); H01L2224/16145 (20130101); H01L2224/16227 (20130101); H01L2224/1703 (20130101); H01L2224/17106 (20130101); H01L2224/17107 (20130101); H01L2224/26155 (20130101); H01L2224/32145 (20130101); H01L2224/32227 (20130101); H01L2224/3303 (20130101); H01L2224/33181 (20130101); H01L2224/48105 (20130101); H01L2224/48145 (20130101); H01L2224/48227 (20130101); H01L2224/73104 (20130101); H01L2224/73207 (20130101); H01L2224/73257 (20130101); H01L2224/81191 (20130101); H01L2224/81192 (20130101); H01L2224/819 (20130101); H01L2224/83191 (20130101); H01L2224/83192 (20130101); H01L2224/9211 (20130101); H01L2224/92247 (20130101); H01L2225/0651 (20130101); H01L2225/06513 (20130101); H01L2225/06517 (20130101); H01L2225/06568 (20130101); H01L2225/06582 (20130101)

Field of Classification Search

USPC: None

References Cited

U.S. PATENT DOCUMENTS

Patent No.	Issued Date	Patentee Name	U.S. Cl.	CPC
5881944	12/1998	Edwards et al.	N/A	N/A
6294408	12/2000	Edwards	438/118	H01L 23/42
6410981	12/2001	Tao	N/A	N/A
7253515	12/2006	Horie et al.	N/A	N/A
7521810	12/2008	Kang et al.	N/A	N/A
7531893	12/2008	Koduri	N/A	N/A
7830020	12/2009	Dahilig et al.	N/A	N/A
7871865	12/2010	Sengupta et al.	N/A	N/A
7928562	12/2010	Arvelo	257/725	H01L 23/3675
8550327	12/2012	Deppisch et al.	N/A	N/A
8940584	12/2014	Kim et al.	N/A	N/A
9196575	12/2014	Lee et al.	N/A	N/A
9299634	12/2015	Khan	N/A	H01L 24/16
9391043	12/2015	Paek et al.	N/A	N/A
9543242	12/2016	Kelly et al.	N/A	N/A
9607863	12/2016	Lee	N/A	N/A
9721872	12/2016	Nicholls et al.	N/A	N/A

9741695	12/2016	Graf et al.	N/A	N/A
9870967	12/2017	Bologna et al.	N/A	N/A
10008432	12/2017	Ihara et al.	N/A	N/A
11276628	12/2021	Somma	N/A	N/A
2004/0262774	12/2003	Kang et al.	N/A	N/A
2012/0139125	12/2011	Kang et al.	N/A	N/A
2014/0239477	12/2013	Kim et al.	N/A	N/A
2017/0047266	12/2016	Ihara et al.	N/A	N/A
2017/0200698	12/2016	Graf et al.	N/A	N/A
2020/0350227	12/2019	Gogineni et al.	N/A	N/A
2021/0125897	12/2020	Valavala	N/A	H10N 19/00

FOREIGN PATENT DOCUMENTS

Patent No.	Application Date	Country	CPC
105552065	12/2015	CN	N/A
109936806	12/2018	CN	N/A
110246812	12/2018	CN	N/A
201633500	12/2015	TW	N/A

OTHER PUBLICATIONS

Huang et al. “Solder Bumping Via Paste Reflow for Area Array Packages” Proceedings of the IEEE/CPMT International Electronics Manufacturing Technology (IEMT) Symposium, published Feb. 2002. cited by applicant

Son Jihye Eom Yong-Sung. “HV-SoP Technology for Maskless Fine-Pitch Bumping Process” Electronics and Telecommunications Research Institute (ETRI) Journal, published in 2015. cited by applicant

Media ATN. “Flip Chip Bump Technology: Au Stud” Published in 2019. cited by applicant

Advotech Company Inc. “Package Assembly” The date of publication is unknown. Retrieved online on Jan. 8, 2021 from <https://www.advotech.com/package-assembly.html>. cited by applicant

ASM. “Basic Die Bonding Process & Quality” Published in 2020. cited by applicant

Xiong et al. “Experimental investigation on the height deviation of bumps printed by solder jet technology” Journal of Materials Processing Technology 243 (2017) 291-298, published on Dec. 31, 2016. cited by applicant

Ren et al. “Experimental Parametric Study on the Bumping and Coining of Gold Studs for Flip Chip Bonding” IEEE 2016 China Semiconductor Technology International Conference (CSTIC), published on May 5, 2016. cited by applicant

Liang et al. “Geometrical Effect of Bump Resistance for Flip-Chip Solder Joints: Finite-Element Modeling and Experimental Results” Journal of Electronic Materials, vol. 35, No. 8, 2006, published on Apr. 4, 2006. cited by applicant

Min et al. “Influence of Bump Geometry, Adhesives and Pad Finishings on the Joint Resistance of Au Bump and A/NCA Flip Chip Interconnection” IEEE 2005 7th Electronic Packaging Technology Conference, published on Apr. 10, 2006. cited by applicant

Lee, Ning-Cheng. “SEM of cross-section of CSP solder bump manufactured with 63Sn/37Pb solder paste via print-detach-reflow process.” The date of publication is unknown. Retrieved online on Jul. 8, 2021 from https://www.researchgate.net/figure/SEM-of-cross-section-of-CSP-solder-bump-manufactured-with-63Sn-37Pb-solder-paste-via_fig3_3967598. cited by applicant

U.S. Appl. No. 17/211,623, filed Mar. 24, 2021. cited by applicant

Non-Final Office Action dated Nov. 10, 2022 for U.S. Appl. No. 17/184,924. cited by applicant

Non-Final Office Action dated Feb. 27, 2023 for U.S. Appl. No. 17/184,924. cited by applicant

Final Office Action dated Aug. 2, 2023 for U.S. Appl. No. 17/184,924. cited by applicant

Primary Examiner: Green; Telly D

Attorney, Agent or Firm: Eschweiler & Potashnik, LLC

Background/Summary

REFERENCE TO RELATED APPLICATION (1) This Application is a Continuation of U.S. application Ser. No. 17/184,924, filed on Feb. 25, 2021, the contents of which are hereby incorporated by reference in their entirety.

BACKGROUND

(1) Many modern-day integrated chips (ICs) include a semiconductor die that is attached to a substrate or a package, such as a printed circuit board. Thus, printed circuit board can include a mixture of different ICs that are electrically coupled to one another to achieve a higher-level function. For example, a printed circuit board for a mobile phone can include microprocessor ICs to process digital data, imaging ICs to enable camera type functions, analog ICs to regulate power or perform other functions on the mobile phone, and/or micro-electrical-mechanical system (MEMS) ICs to act as an accelerometer and/or global positioning system (GPS) unit, for example.

Description

BRIEF DESCRIPTION OF THE DRAWINGS

- (1) Aspects of the present disclosure are best understood from the following detailed description when read with the accompanying figures. It is noted that, in accordance with the standard practice in the industry, various features are not drawn to scale. In fact, the dimensions of the various features may be arbitrarily increased or reduced for clarity of discussion.
- (2) FIG. 1 illustrates a cross-sectional view **100** of some embodiments of an IC comprising a stopper bump structure.
- (3) FIG. 2 illustrates a cross-sectional view of some embodiments of an IC comprising a stopper bump structure separating a housing structure from a semiconductor die.
- (4) FIG. 3 illustrates a cross-sectional view of some embodiments of an IC comprising a stopper bump structure separating stacked ICs.
- (5) FIG. 4 illustrates a cross-sectional view of some embodiments of an IC comprising a stopper bump structure used to control an angle of a semiconductor die.
- (6) FIG. 5 illustrates a cross-sectional view of some embodiments of an IC comprising an electrically conductive stopper bump structure.
- (7) FIGS. 6A-6G illustrate a series of cross-sectional and isometric views of some embodiments of a die stopper bump structure.
- (8) FIGS. 7A-7F illustrate a series of top views of some embodiments of a stopper bump structure.
- (9) FIGS. 8A-8E illustrate a series of top views of some embodiments of a metal pad structure.
- (10) FIGS. 9A-9F illustrate a series of cross-sectional views for a method of forming an IC comprising a stopper bump structure.
- (11) FIG. 9G illustrates a flowchart of some embodiments of the method consistent with FIGS. 9A-9F.

- (12) FIGS. 10A-10G illustrate a series of cross-sectional views for a method of forming an IC comprising a stopper bump structure separating a housing structure from a semiconductor die.
- (13) FIG. 10H illustrates a flowchart of some embodiments of the method consistent with FIGS. 10A-10G.
- (14) FIGS. 11A-11I illustrate a series of cross-sectional views for a method of forming an IC comprising a stopper bump structure separating stacked ICs.
- (15) FIG. 11J illustrates a flowchart of some embodiments of the method consistent with FIGS. 11A-11I.
- (16) FIGS. 12A-12F illustrate a series of cross-sectional views for a method of forming an IC comprising a stopper bump structure used to control an angle of a semiconductor die.
- (17) FIG. 12G illustrates a flowchart of some embodiments of the method consistent with FIGS. 12A-12F.
- (18) FIGS. 13A-13E illustrate a series of cross-sectional views for a method of forming an IC comprising an electrically conductive stopper bump structure.
- (19) FIG. 13F illustrates a flowchart of some embodiments of the method consistent with FIGS. 13A-13E.
- (20) FIG. 14 illustrates a cross-sectional view of some embodiments of an IC comprising a stopper bump structure with differing heights.

DETAILED DESCRIPTION

- (21) The following disclosure provides many different embodiments, or examples, for implementing different features of the provided subject matter. Specific examples of components and arrangements are described below to simplify the present disclosure. These are, of course, merely examples and are not intended to be limiting. For example, the formation of a first feature over or on a second feature in the description that follows may include embodiments in which the first and second features are formed in direct contact, and may also include embodiments in which additional features may be formed between the first and second features, such that the first and second features may not be in direct contact. In addition, the present disclosure may repeat reference numerals and/or letters in the various examples. This repetition is for the purpose of simplicity and clarity and does not in itself dictate a relationship between the various embodiments and/or configurations discussed.
- (22) Further, spatially relative terms, such as “beneath,” “below,” “lower,” “above,” “upper” and the like, may be used herein for ease of description to describe one element or feature's relationship to another element(s) or feature(s) as illustrated in the figures. The spatially relative terms are intended to encompass different orientations of the device in use or operation in addition to the orientation depicted in the figures. The apparatus may be otherwise oriented (rotated 90 degrees or at other orientations) and the spatially relative descriptors used herein may likewise be interpreted accordingly.
- (23) An IC package may adhere a semiconductor die to a substrate by an adhesive structure. Many factors may cause the semiconductor die to tilt at an angle of other than zero degrees with respect to a laterally-extending surface of the substrate. Some of these factors may include a variability in the viscosity of the adhesive structure, an inability to manipulate the semiconductor die after adhesive curing, a variability in the amount of adhesive dispensed, a variability in adhesive shrinkage after curing, a variability in the geometry of the adhesive structure, and/or a variability in contact angle between the adhesive structure and the semiconductor die. Each of these factors may work individually and/or in combination to contribute to die tilt.
- (24) For a semiconductor die in an IC package, die tilt may cause a negative impact to device performance. A semiconductor die may comprise an accelerometer, and die tilt may cause the accelerometer to be in an unbalanced position. Thus, because some devices when manufactured may have accelerometers in an unbalanced position, the manufacturing process may employ significant calibration of the devices after packaging, leading to additional time and manufacturing

costs. In addition, for optical devices, excessive die tilt can cause the light path for these optical devices to be offset from the optimal angle (e.g., offset from normal), which may lead to worsened device performance. A semiconductor die may be wire bonded to a substrate or a package to improve performance, but die tilt may still lead to additional time and manufacturing costs, as well as a decrease in device performance.

(25) In the present disclosure, an IC package is presented which allows for die attachment control. Stopper bumps in addition to an adhesive structure are arranged between a semiconductor die and a substrate, between a semiconductor die and a package, and/or between a semiconductor die and an additional semiconductor die to constrain the gap between the semiconductor die and the substrate. The addition of stopper bumps allows for stacked devices to have better gap control and better leveling. For example, an optical device may need to have a lens aligned with an optical axis, and hence the addition of stopper bumps allows for a more level optical device with a lens properly aligned with the optical axis. In an additional example, motion sensors may need to control zero-gravitation offset, which is caused by an accelerometer being misaligned. The addition of stopper bumps allows for the accelerometer in the motion sensor to be properly aligned after the packaging process, and additional time and materials are not required to realign the semiconductor die, thus controlling zero-gravitation offset.

(26) FIG. 1 illustrates a cross-sectional view **100** of some embodiments of an IC comprising a stopper bump structure. The IC comprises a substrate **102** underlying a semiconductor die **104**. The substrate **102** may mechanically support and electrically connect electrical components such as the semiconductor die **104** and other electrical components that are not shown. In some embodiments, a frontside surface **104f** of the semiconductor die **104** is above a backside surface **104b** of the semiconductor die **104**. The substrate **102** may be or otherwise comprise, for example, an IC die, a printed circuit board (PCB), or some other suitable type of substrate. The semiconductor die **104** may be or otherwise comprise, for example, a MEMS structure, a semiconductor substrate, or some other suitable integrated chip. In some embodiments, the front side surface **104f** of the semiconductor die **104** generally corresponds to a side of the die on which active devices are disposed, while the back side surface **104b** corresponds to a side of the die without active devices thereon, however in other embodiments this naming convention can be flipped. The front side surface **104f** and/or back side surface **104b** can also be referred to as a first side and second side (respectively, or vice versa).

(27) A first plurality of metal pads **110** are disposed along the top surface of the substrate **102**. A plurality of die stopper bumps **106** separate the substrate **102** from the semiconductor die **104**. In some embodiments, the plurality of die stopper bumps **106** directly contacts the semiconductor die **104** and the first plurality of metal pads **110**. The plurality of die stopper bumps **106** are configured to control an angle of operation of the semiconductor die **104**. A first plurality of adhesive structures **108** may surround each of the plurality of die stopper bumps **106** and provides adhesion between the semiconductor die **104** and the substrate **102**. A second plurality of metal pads **116** are disposed along a frontside surface **104f** of the semiconductor die **104**.

(28) In some embodiments, a housing structure **114** overlies and provides protection to the semiconductor die **104**. The housing structure **114** may surround outer sidewalls of the semiconductor die **104**. In some embodiments, both an inner surface of the housing structure **114** and an outer surface of the housing structure **114** have a U-shaped cross-sectional profile. The inner surface and the outer surface of the housing structure **114** may be connected by a bottom surface of the housing structure **114**. The bottom surface may be vertically between the top surface of the substrate **102** and a lateral portion of the inner surface of the housing structure **114**.

(29) A third plurality of metal pads **118** and a fourth plurality of metal pads **124** are disposed along a top surface of the substrate **102**. In some embodiments, the fourth plurality of metal pads **124** are laterally between the first plurality of metal pads **110** and the third plurality of metal pads **118**. A plurality of housing stopper bumps **120** separate the substrate **102** from the housing structure **114**.

In some embodiments, the plurality of housing stopper bumps **120** directly contacts the housing structure **114** and the third plurality of metal pads **118**. The plurality of housing stopper bumps **120** are configured to control an angle of operation of the housing structure **114**. A second plurality of adhesive structures **122** may surround each of the plurality of housing stopper bumps **120** and provides adhesion between the housing structure **114** and the substrate **102**. In some embodiments, the first plurality of metal pads **110**, the second plurality of metal pads **116**, the third plurality of metal pads **118**, and/or the fourth plurality of metal pads **124** are conductive and serve as a live electrical connection. In some embodiments, the first plurality of metal pads **110**, the second plurality of metal pads **116**, the third plurality of metal pads **118**, and/or the fourth plurality of metal pads **124** are floating without an electrical connection. A metal wire **112** bonds the fourth plurality of metal pads **124** to the second plurality of metal pads **116**. In some embodiments, the metal wire **112** may provide stability to the semiconductor die **104**. In some embodiments, the metal wire **112** may provide an electrical connection between the semiconductor die **104** and the substrate **102**.

(30) The plurality of die stopper bumps **106** and the plurality of housing stopper bumps **120** may be or otherwise comprise, for example, gold, copper, iron, nickel, or some other suitable material(s). The first plurality of metal pads **110**, the second plurality of metal pads **116**, and the third plurality of metal pads **118** may be or otherwise comprise, for example, copper, iron, nickel, gold, silver, or some other suitable metal(s). The metal wires **112** may be or otherwise comprise, for example, aluminum, copper, silver, gold, or some other suitable metal(s). The housing structure **114** may be or otherwise, for example, comprise molded plastic, ceramic, or some other suitable packaging material(s). The first plurality of adhesive structures **108** and the second plurality of adhesive structures **122** may be or otherwise comprise, for example, epoxy glue or some other suitable adhesive(s). The plurality of die stopper bumps **106** have first predetermined heights that set the tilt of the semiconductor die **104**, and the plurality of housing stopper bumps **120** have second predetermined heights that set the tilt of the housing structure **114**. In some embodiments, each of the plurality of die stopper bumps **106** share a first height h_1 , wherein h_1 can range from 15 μm to 400 μm , and each of the plurality of housing stopper bumps **120** share a second height h_2 , wherein h_2 can range from 15 μm to 400 μm . In some embodiments, h_1 is equal to h_2 . In some embodiments, h_1 is less than or greater than h_2 .

(31) Bonding a semiconductor die to a substrate may cause the semiconductor die to tilt, leading to an impact on device performance and increase in manufacturing cost and time. The IC illustrated in FIG. 1 allows for tilt control of both the semiconductor die **104** and the housing structure **114**, while still adhering the semiconductor die **104** and the housing structure **114** to the substrate **102**. The plurality of die stopper bumps **106** constrain a gap between the semiconductor die **104** and the substrate **102**, allowing for the semiconductor die **104** to have a controlled level of tilt while still adhering to the substrate **102**. The plurality of housing stopper bumps **120** constrain a gap between the housing structure **114** and the substrate **102**, allowing for the housing structure **114** to have a controlled level of tilt while still allowing for the housing structure **114** to be adhered to the substrate **102**. An optical device may utilize precise package leveling control to ensure a proper optical path to the optical device. Controlled tilt of the semiconductor die **104** and the housing structure **114** may have a positive impact on device performance while decreasing manufacturing cost and manufacturing time.

(32) FIG. 2 illustrates a cross-sectional view **200** of some embodiments of an IC comprising a stopper bump structure separating a housing structure from a semiconductor die. The IC comprises a substrate **102** disposed below a semiconductor die **104**. A housing structure **114** is disposed over the substrate **102**. A third plurality of metal pads **118** is disposed along a top surface of the substrate **102**. In some embodiments, a bottom surface of the third plurality of metal pads **118** is below a top surface of the substrate **102**. A bottom surface of the housing structure **114** directly overlies the third plurality of metal pads **118**. A plurality of housing stopper bumps **120** vertically separates the

housing structure **114** from the third plurality of metal pads **118**. A second plurality of adhesive structures **122** surrounds each of the plurality of housing stopper bumps **120**, such that each of the second plurality of adhesive structures **122** is a single continuous body. In some embodiments, a frontside surface **104f** of the semiconductor die **104** is below a backside surface **104b** of the semiconductor die **104**.

(33) A plurality of metal housing pads **202** is disposed along the lateral portion of the inner surface of the housing structure **114**. A plurality of die stopper bumps **204** separates the housing structure **114** from the semiconductor die **104**. The plurality of die stopper bumps **204** vertically separates the semiconductor die **104** from a bottom surface of the plurality of metal housing pads **202**. The plurality of die stopper bumps **204** are configured to control an angle of operation of the semiconductor die **104**. A plurality of housing adhesive structures **206** surround each of the plurality of die stopper bumps **204** and provide adhesion between the semiconductor die **104** and the plurality of metal housing pads **202**. In some embodiments, metal wires **208** connect a bottom surface of the plurality of metal housing pads **202** to a bottom surface of the second plurality of metal pads **116**.

(34) The metal housing pads **202** may be or otherwise comprise, for example, copper, iron, nickel, gold, silver, or some other suitable metal(s). The plurality of die stopper bumps **204** may be or otherwise comprise, for example, gold, copper, iron, nickel, or some other suitable material(s). The plurality of housing adhesive structures **206** may be or otherwise comprise, for example, epoxy glue or some other suitable adhesive(s). The metal wires **208** may be or otherwise comprise, for example, aluminum, copper, silver, gold, or some other suitable metal(s).

(35) The IC illustrated in FIG. 2 allows for tilt control of both the semiconductor die **104** and the housing structure **114**, while still adhering the semiconductor die **104** to the housing structure **114** and the housing structure **114** to the substrate **102**. The plurality of die stopper bumps **204** constrain a gap between the semiconductor die **104** and the housing structure **114**, allowing for the semiconductor die **104** to have a controlled level of tilt while still adhering to the housing structure **114**. Controlled tilt of the semiconductor die **104** through the use of the plurality of die stopper bumps **204** may have a positive impact on device performance while decreasing manufacturing cost and manufacturing time.

(36) FIG. 3 illustrates a cross-sectional view **300** of some embodiments of an IC comprising a stopper bump structure separating stacked ICs. A semiconductor die **104** is disposed above a substrate **102**. A first plurality of metal pads **110** are disposed between the substrate **102** and the semiconductor die **104**. In some embodiments, a frontside surface **104f** of the semiconductor die **104** is above a backside surface **104b** of the semiconductor die **104**.

(37) A plurality of die stopper bumps **106** separates the substrate **102** from the semiconductor die **104**. In some embodiments, a top surface of the plurality of die stopper bumps **106** contacts the backside surface **104b** of the semiconductor die **104**, and a bottom surface of the plurality of die stopper bumps **106** contacts a top surface of the first plurality of metal pads **110**. A first plurality of adhesive structures **108** is disposed between the first plurality of metal pads **110** and the semiconductor die **104**. In some embodiments, each of the plurality of die stopper bumps **106** is laterally surrounded by an adhesive structure of the plurality of adhesive structures **108**.

(38) A plurality of metal die pads **310** overlies the semiconductor die **104**. A stacked semiconductor die **304** overlies the plurality of metal die pads **310**. In some embodiments, outer sidewalls of the stacked semiconductor die **304** may be laterally offset from outer sidewalls of the semiconductor die **104**. A plurality of overlying die stopper bumps **308** separate the stacked semiconductor die **304** from the semiconductor die **104**. In some embodiments, the plurality of overlying die stopper bumps **308** directly contact the stacked semiconductor die **304** and the plurality of metal die pads **310**. The plurality of overlying die stopper bumps **308** is configured to control an angle of operation of the stacked semiconductor die **304**.

(39) A plurality of overlying adhesive structures **306** may surround each of the plurality of

overlying die stopper bumps **308**. In some embodiments, each of the plurality of overlying die stopper bumps **308** is laterally surrounded by an adhesive structure of the plurality of overlying adhesive structures **306**. In some embodiments, one or more overlying adhesive structure of the plurality of overlying adhesive structures **306** may continuously extend to surround more than one die stopper bump of the plurality of overlying die stopper bumps **308**. In some embodiments, each of the plurality of overlying adhesive structures **306** continuously extends to surround no more than one overlying die stopper bump of the plurality of overlying die stopper bumps **308**.

(40) In some embodiments, a housing structure **302** overlies and provides protection to the semiconductor die **104** and the stacked semiconductor die **304**. The housing structure **302** may surround outer sidewalls of the semiconductor die **104** and outer sidewalls of the stacked semiconductor die **304**. In some embodiments, both an inner surface of the housing structure **302** and an outer surface of the housing structure **302** have a U-shaped cross-sectional profile. The inner surface and the outer surface of the housing structure **302** may be connected by a bottom surface of the housing structure **302**. The bottom surface may be vertically between the top surface of the substrate **102** and a lateral portion of the inner surface of the housing structure **302**.

(41) A third plurality of metal pads **118** and a fourth plurality of metal pads **124** are disposed along the top surface of the substrate **102**. A plurality of housing stopper bumps **120** separates the substrate **102** from the bottom surface of a housing structure **302**. In some embodiments, the plurality of housing stopper bumps **120** directly contacts the housing structure **302** and the third plurality of metal pads **118**. The plurality of housing stopper bumps **120** are configured to control an angle of operation of the housing structure **302**. A second plurality of adhesive structures **122** may surround each of the plurality of housing stopper bumps **120** and provides adhesion between the housing structure **302** and the substrate **102**. A metal wire **112** couples the fourth plurality of metal pads **124** to the second plurality of metal pads **116**.

(42) The stacked semiconductor die **304** may be or otherwise comprise, for example, a MEMS structure, a semiconductor substrate, or some other suitable integrated chip. In some embodiments, the stacked semiconductor die **304** and the semiconductor die **104** may be structurally similar. In some embodiments, the stacked semiconductor die **304** and the semiconductor die **104** may be structurally different. The plurality of overlying die stopper bumps **308** may be or otherwise comprise, for example, gold, copper, iron, nickel, or some other suitable material(s). The plurality of metal die pads **310** may be or otherwise comprise, for example, copper, iron, nickel, gold, silver, or some other suitable metal(s). The housing structure **302** may be or otherwise, for example, comprise molded plastic, ceramic, or some other suitable packaging material(s). The plurality of overlying adhesive structures **306** may be or otherwise comprise, for example, epoxy glue or some other suitable adhesive(s).

(43) The IC illustrated in FIG. 3 allows for tilt control of the semiconductor die **104**, the housing structure **302** and the stacked semiconductor die **304** while still adhering the semiconductor die **104** and the housing structure **302** to the substrate **102**, and a bottom surface of the stacked semiconductor die **304** to the frontside surface **104f** of the semiconductor die **104**. The plurality of die stopper bumps **106** constrain a gap between the semiconductor die **104** and the substrate **102**. Further, the plurality of overlying die stopper bumps **308** constrain a gap between the semiconductor die **104** and the stacked semiconductor die **304**. This decreases manufacturing cost and manufacturing time, and allows for three-dimensional integrated chips (3D-ICs) to have tilt control between semiconductor dies.

(44) FIG. 4 illustrates a cross-sectional view **400** of some embodiments of an IC comprising a stopper bump structure used to control an angle of a semiconductor die. The IC comprises a substrate **102** underlying a semiconductor die **104**. In some embodiments, a frontside surface of the semiconductor die **104** is above a backside surface **104b** of the semiconductor die **104**.

(45) A first plurality of metal pads **110** are disposed along the top surface of the substrate **102**, such that sidewalls of each of the plurality of metal pads **110** contacts inner sidewalls of the substrate

102. A first plurality of die stopper bumps **406** are disposed on a first end of the backside of the semiconductor die **104** and separate the substrate **102** from the semiconductor die **104**. In some embodiments, the first plurality of die stopper bumps **406** directly contacts the semiconductor die **104** and the first plurality of metal pads **110**. The first plurality of die stopper bumps **406** may have a height h_3 . A first plurality of die adhesive structures **408** may surround each of the first plurality of die stopper bumps **406** and provides adhesion between the semiconductor die **104** and the substrate **102**.

(46) A second plurality of die stopper bumps **402** are disposed on a second end of the backside **104b** of the semiconductor die **104** opposite the first end, such that the first plurality of die stopper bumps **406** and the second plurality of die stopper bumps **402** are configured to keep a backside surface **104b** of the semiconductor die **104** above a top surface of the first plurality of metal pads **110**. The second plurality of die stopper bumps **402** separates the substrate **102** from the semiconductor die **104**. In some embodiments, the second plurality of die stopper bumps **402** directly contacts the semiconductor die **104** and the first plurality of metal pads **110**. The second plurality of die stopper bumps **402** may have a height h_4 . In some embodiments, h_4 is larger than h_3 . A second plurality of die adhesive structures **404** may surround each of the second plurality of die stopper bumps **402** and provides adhesion between the semiconductor die **104** and the substrate **102**. In some embodiments, the first plurality of die stopper bumps **406** and the second plurality of die stopper bumps **402** are configured to control a tilt angle A_1 of the semiconductor die **104**. In some embodiments, the tilt angle A_1 of the semiconductor die **104** is greater than 0 degrees with respect to a top surface of the substrate **102**.

(47) A second plurality of metal pads **116** are disposed along a frontside surface **104f** of the semiconductor die **104**. In some embodiments, the second plurality of metal pads **116** directly overlie the first plurality of metal pads **110**. In some embodiments, a housing structure **114** is disposed over the semiconductor die **104**.

(48) A third plurality of metal pads **118** and a fourth plurality of metal pads **124** are disposed along a top surface of the substrate **102**. A plurality of housing stopper bumps **120** are disposed vertically between a bottom surface of the housing structure **114** and a top surface of the third plurality of metal pads. In some embodiments, each of the plurality of housing stopper bumps **120** may be at a different height to control an angle of the housing structure **114** to range from approximately 0 degrees to approximately 20 degrees with respect to a top surface of the substrate **102**. A second plurality of adhesive structures **122** may surround each of the plurality of housing stopper bumps **120**. A metal wire **112** mechanically connects the fourth plurality of metal pads **124** to the second plurality of metal pads **116**. In some embodiments, the metal wire **112** may provide stability to the semiconductor die **104**. In some embodiments, the metal wire **112** may provide an electrical connection between the semiconductor die **104** and the substrate **102**.

(49) The first plurality of die stopper bumps **402** and the second plurality of die stopper bumps **406** may be or otherwise comprise, for example, gold, copper, iron, nickel, or some other suitable material(s). The first plurality of die adhesive structures **408** and the second plurality of die adhesive structures **404** may be or otherwise comprise, for example, epoxy glue or some other suitable adhesive(s).

(50) The IC illustrated in FIG. 4 allows for tilt control of the semiconductor die **104** to a desired angle of operation A_1 , while adhering the semiconductor die **104** to the substrate **102**. The first plurality of die stopper bumps **406** and the second plurality of die stopper bumps **402** are at different heights h_3 and h_4 , allowing for the semiconductor die **104** to have a controlled angle of tilt A_1 while still adhering to the substrate **102**. Controlled tilt of the semiconductor die **104** to a specific tilt angle A_1 may have a positive impact on device performance in certain devices that may benefit from a tilted angle of operation.

(51) FIG. 5 illustrates a cross-sectional view **500** of some embodiments of an IC comprising an electrically conductive stopper bump structure. The IC comprises a substrate **102** underlying a

semiconductor die **104**. The substrate **102** may mechanically support and electrically connect electrical components such as the semiconductor die **104** and other electrical components that are not shown. In some embodiments, a frontside surface of the semiconductor die **104** is below a backside surface of the semiconductor die **104**.

(52) A plurality of die stopper bumps **106** vertically separate the substrate **102** from the semiconductor die **104**. In some embodiments, the plurality of die stopper bumps **106** separates the semiconductor die **104** and a first plurality of metal pads **110** overlying the substrate **102**. A first plurality of adhesive structures **108** may laterally surround each of the plurality of die stopper bumps **106**. A plurality of metal die pads **502** is disposed along a frontside surface of the semiconductor die **104** and is configured to electrically couple the semiconductor die **104** to the substrate **102**. In some embodiments, the plurality of die stopper bumps **106** are electrically conductive and act as vias electrically coupling the first plurality of metal pads **110** to the plurality of metal die pads **502**. The plurality of metal die pads **502** may be or otherwise comprise, for example, copper, iron, nickel, gold, silver, or some other suitable metal(s).

(53) In some embodiments, a housing structure **114** is disposed directly over the substrate **102**. The housing structure **114** may surround the semiconductor die **104**. A plurality of housing stopper bumps **120** separates the housing structure **114** from a third plurality of metal pads **118** overlying the substrate **102**. A second plurality of adhesive structures **122** may laterally surround each of the plurality of housing stopper bumps **120**.

(54) The IC illustrated in FIG. 5 allows for tilt control of both the semiconductor die **104** and the housing structure **114**, while further allowing for an electrical current to pass between the substrate **102** and the semiconductor die **104**. The plurality of die stopper bumps **106** constrain a gap between the semiconductor die **104** and the substrate **102**, allowing for the semiconductor die **104** to have a controlled level of tilt while still adhering to the substrate **102**. Further, the plurality of metal die pads **502** may be electrically conductive, allowing for the semiconductor die **104** to be electrically coupled to the substrate **102** by the plurality of die stopper bumps **106**. Controlled tilt of the semiconductor die **104** by means of electrically conductive vias may decrease manufacturing cost and manufacturing time, while allowing for further applications.

(55) With reference to FIGS. 6A-6G, a series of cross-sectional and isometric views **600A-600G** illustrate some embodiments of a die stopper bump structure. The die stopper bump structures may, for example, correspond to the die stopper bumps of FIG. 1.

(56) FIG. 6A illustrates a cross-sectional view **600A** of some embodiments of a die stopper bump structure. The die stopper bump structure comprises a plurality of stud bumps **602**, each comprising an upper portion **602u** and a lower portion **602l**. The plurality of stud bumps **602** vertically separate a substrate **102** from a semiconductor die **104**. A metal pad **110** overlies the substrate **102**, and the plurality of stud bumps **602** are disposed on the metal pad **110**. An adhesive structure **108** surrounds outer sidewalls of each of the plurality of stud bumps **602**. In some embodiments, a bottom surface of the lower portion **602l** of each stud bump **602** directly contacts the metal pad **110**. In some embodiments, a top surface of the upper portion **602u** of each stud bump **602** directly contacts the semiconductor die **104**. In some embodiments, the plurality of stud bumps **602** may serve as an electrical interconnect between the semiconductor die **104** and the substrate **102**. In some embodiments, the plurality of stud bumps **602** may separate the substrate **102** from a housing structure. In some embodiments, the plurality of stud bumps **602** may be or otherwise comprise, for example, copper, iron, nickel, gold, silver, or some other suitable metal(s).

(57) FIG. 6B illustrates an isometric view **600B** of some embodiments of a stud bump. The stud bump may, for example, correspond to one of the plurality of stud bumps illustrated in FIG. 6A. The stud bump **602** comprises an upper portion **602u** and a lower portion **602l**. A height h_5 of each stud bump **602** may range from 35 μm to 60 μm . In some embodiments, a height of the lower portion **602l** of each stud bump **602** may equal a height of the upper portion **602u**. The upper portion **602u** of each stud bump **602** may have a diameter d_1 ranging from 15 μm to 35 μm . The

lower portion **6021** of each stud bump **602** may have a diameter d_2 ranging from 50 μm to 90 μm . (58) FIG. **6C** illustrates a cross-sectional view **600C** of some embodiments of a die stopper bump structure. The die stopper bump structure comprises a metal ball bump **608** that separates a substrate **102** from a semiconductor die **104**. A metal pad **110** overlies the substrate, and the metal ball bump **608** overlies the metal pad **110**. In some embodiments, the metal pad **110** may directly contact a bottom surface of the metal pad **110**. A metal ball adhesive structure **108** surrounds outer sidewalls of the metal ball bump **608**. In some embodiments, a height of the metal ball bump **608** may range from 250 μm to 400 μm . In some embodiments, the die stopper bump structure may comprise a plurality of metal ball bumps to achieve better stabilization of the semiconductor die **104**. In some embodiments, the plurality of metal ball bumps **608** may separate the substrate **102** from a housing structure. In some embodiments, the plurality of metal ball bumps **608** may be or otherwise comprise, for example, tin, lead, copper, iron, nickel, gold, silver, some other suitable metal(s), or a combination of the foregoing.

(59) FIG. **6D** illustrates a cross-sectional view **600D** of some embodiments of a die stopper bump structure. The die stopper bump structure comprises a plurality of stud bumps **610**, each comprising an upper portion **610u** and a plurality of stacked lower portions **6101**. The plurality of stud bumps **610** vertically separate a substrate **102** from a semiconductor die **104**. A metal pad **110** overlies the substrate **102**, and the plurality of stud bumps **610** are disposed on the metal pad **110**. An adhesive structure **108** surrounds outer sidewalls of each of the plurality of stud bumps **610**. In some embodiments, a bottom surface of the plurality of stacked lower portions **6101** of each stud bump **610** directly contacts the metal pad **110**. In some embodiments, a top surface of the upper portion **610u** of each stud bump **610** directly contacts the semiconductor die **104**. In some embodiments, the plurality of stacked lower portions **6101** comprise at least three stacked portions. In some embodiments, the plurality of stacked lower portions **6101** have a maximum width greater than that of the upper portion **610u**. In some embodiments, the plurality of stud bumps **610** may have the height h_6 . In some embodiments, the height h_6 may range from 65 μm to 120 μm . In some embodiments, the plurality of stacked lower portions **6101** may have the diameter d_2 , and the upper portion **610u** may have the diameter d_1 . In some embodiments, the plurality of stud bumps **610** may separate the substrate **102** from a housing structure. In some embodiments, the plurality of stud bumps **610** may be or otherwise comprise, for example, copper, iron, nickel, gold, silver, or some other suitable metal(s).

(60) FIG. **6E** illustrates a cross-sectional view **600E** of some embodiments of a die stopper bump structure. The die stopper bump structure comprises a plurality of stud bumps **612**. The plurality of stud bumps **612** vertically separate a substrate **102** from a semiconductor die **104**. A metal pad **110** overlies the substrate **102**, and the plurality of stud bumps **612** are disposed on the metal pad **110**. An adhesive structure **108** surrounds outer sidewalls of each of the plurality of stud bumps **612**. In some embodiments, a bottom surface of the plurality of stud bumps **612** directly contacts the metal pad **110**. In some embodiments, a top surface of the plurality of stud bumps **612** directly contacts the semiconductor die **104**. In some embodiments, the plurality of stud bumps **612** have a height ranging from 15 μm to 25 μm , and a diameter ranging from 75 μm to 85 μm . In some embodiments, the plurality of stud bumps **612** have a uniform height extending from the bottom surface of the plurality of stud bumps **612** to the top surface of the plurality of stud bumps **612**. In some embodiments, the plurality of stud bumps **612** may separate the substrate **102** from a housing structure. In some embodiments, the plurality of stud bumps **612** may be or otherwise comprise, for example, copper, iron, nickel, gold, silver, or some other suitable metal(s).

(61) FIG. **6F** illustrates a cross-sectional view **600F** of some embodiments of a die stopper bump structure. The die stopper bump structure comprises a plurality of stud bumps **614** with a curved top surface. The plurality of stud bumps **614** vertically separate a substrate **102** from a semiconductor die **104**. A metal pad **110** overlies the substrate **102**, and the plurality of stud bumps **614** are disposed on the metal pad **110**. An adhesive structure **108** surrounds outer sidewalls of each

of the plurality of stud bumps **614**. In some embodiments, a bottom surface of the plurality of stud bumps **614** directly contacts the metal pad **110**. In some embodiments, a top surface of the plurality of stud bumps **614** directly contacts the semiconductor die **104**. In some embodiments, the plurality of stud bumps **614** may serve as an electrical interconnect between the semiconductor die **104** and the substrate **102**. In some embodiments, the plurality of stud bumps **614** have a height ranging from 15 μm to 25 μm , and a diameter ranging from 90 μm to 110 μm . In some embodiments, the plurality of stud bumps **614** may separate the substrate **102** from a housing structure. In some embodiments, the plurality of stud bumps **614** may be or otherwise comprise, for example, copper, iron, nickel, gold, silver, or some other suitable metal(s).

(62) FIG. **6G** illustrates a cross-sectional view **600G** of some embodiments of a die stopper bump structure. The die stopper bump structure comprises a plurality of stud bumps **614**, each comprising an upper portion **614u** and a lower portion **614l**. The upper portion **614u** has a cross-sectional profile that is a truncated cone, wherein a bottom surface of the truncated cone faces the lower portion **614l** and wherein a top surface of the truncated cone directly contacts the semiconductor die **104**. The plurality of stud bumps **614** vertically separate a substrate **102** from a semiconductor die **104**. A metal pad **110** overlies the substrate **102**, and the plurality of stud bumps **614** are disposed on the metal pad **110**. An adhesive structure **108** surrounds outer sidewalls of each of the plurality of stud bumps **614**. In some embodiments, a bottom surface of the lower portion **614l** of each stud bump **614** directly contacts the metal pad **110**. In some embodiments, the plurality of stud bumps **614** have a height greater than the height h_5 . In some embodiments, the lower portion **614l** may have the diameter d_2 , and the upper portion **614u** may have the diameter d_1 . In some embodiments, the plurality of stud bumps **614** may separate the substrate **102** from a housing structure. In some embodiments, the plurality of stud bumps **614** may be or otherwise comprise, for example, copper, iron, nickel, gold, silver, or some other suitable metal(s).

(63) With reference to FIGS. **7A-7F**, a series of top views **700A-700F** illustrate some embodiments of a stopper bump structure. The stopper bump structures may, for example, correspond to the die stopper bumps of FIG. **1**.

(64) FIG. **7A** illustrates a top view **700A** of some embodiments of a stopper bump structure. A metal pad **110** is disposed over a substrate **102**. A stopper bump structure **702** is disposed over the metal pad **110**, and an adhesive structure **108** surrounds the stopper bump structure **702**. The stopper bump structure **702** comprises a single stopper bump disposed at the center of the metal pad **110**. In some embodiments, the adhesive structure **108** uniformly surrounds the stopper bump structure **702**. The metal pad **110** has a length L_1 and a width w_1 . In some embodiments, the stopper bump structure **702** is a stud bump and the length L_1 and the width w_1 of the metal pad **110** both range from 100 μm to 150 μm . In some embodiments, the stopper bump structure is a metal ball bump and the length L_1 and the width w_1 of the metal pad **110** both range from 300 μm to 450 μm . The stopper bump structure **702** has a diameter d_1 . In some embodiments, the stopper bump structure is a stud bump and the diameter d_1 ranges from 50 μm to 100 μm . In some embodiments, the stopper bump structure is a metal ball bump and the diameter d_1 ranges from 250 μm to 400 μm . In some embodiments, the stopper bump structure **702** is more than 20 μm away from any edge of the metal pad **110**. In some embodiments, the stopper bump structure **702** may be or otherwise comprise, for example, tin, lead, copper, iron, nickel, gold, silver, some other suitable metal(s), or a combination of the foregoing.

(65) FIG. **7B** illustrates a top view **700B** of some embodiments of a stopper bump structure. A metal pad **110** is disposed over a substrate **102**, a stopper bump structure **702** is disposed over the metal pad **110**, and an adhesive structure **108** surrounds the stopper bump structure **702**. The stopper bump structure **702** comprises a plurality stopper bumps, such that each stopper bump is separated in a diagonal direction. The metal pad **110** has a length L_1 and a width w_1 . In some embodiments, the stopper bump structure **702** is a stud bump and the length L_1 and the width w_1 of the metal pad **110** both range from 150 μm to 250 μm . In some embodiments, the stopper bump

structure is a metal ball bump and the length **L1** and the width **w1** of the metal pad **110** both range from 550 μm to 950 μm . The stopper bump structure **702** has a diameter **d4**. In some embodiments, the stopper bump structure is a stud bump and the diameter **d4** ranges from 50 μm to 100 μm . In some embodiments, the stopper bump structure is a metal ball bump and the diameter **d4** ranges from 250 μm to 400 μm . In some embodiments, the individual stopper bumps of the stopper bump structure **702** are separated by a distance **d5** that is greater than 20 μm . In some embodiments, the stopper bump structure **702** is greater than 20 μm away from any edge of the metal pad **110**.

(66) FIG. 7C illustrates a top view **700C** of some embodiments of a stopper bump structure. A stopper bump structure **702** is disposed over a metal pad **110**, which is disposed over a substrate **102**. An adhesive structure **108** surrounds the stopper bump structure **702**. The stopper bump structure **702** comprises a plurality of rows and a plurality of columns of stopper bumps. The metal pad **110** has a length **L1** and a width **w1**. In some embodiments, the stopper bump structure **702** is a stud bump and the length **L1** and the width **w1** of the metal pad **110** both range from 150 μm to 250 μm . In some embodiments, the stopper bump structure is a metal ball bump and the length **L1** and the width **w1** of the metal pad **110** both range from 550 μm to 950 μm . The stopper bump structure **702** has a diameter **d4**. In some embodiments, the stopper bump structure is a stud bump and the diameter **d4** ranges from 50 μm to 100 μm . In some embodiments, the stopper bump structure is a metal ball bump and the diameter **d4** ranges from 250 μm to 400 μm . In some embodiments, the individual stopper bumps of the stopper bump structure **702** are separated by a diagonal distance **d5** that is no less than 20 μm , and a lateral distance **d6** that is no less than 20 μm . In some embodiments, the stopper bump structure **702** is no less than 20 μm away from any edge of the metal pad **110**.

(67) FIG. 7D illustrates a top view **700D** of some embodiments of an elongated stopper bump structure. A stopper bump structure **708** is disposed over an elongated metal pad **706** that has a greater length than width. An adhesive structure **108** surrounds the stopper bump structure **702**. The stopper bump structure **702** comprises a plurality of stopper bumps aligned along a width-wise center of the elongated metal pad **706** in a single row. In some embodiments, the stopper bump structure **708** is approximately 20 μm to 30 μm away from any edge of the metal pad **706**. In some embodiments, the stopper bumps of the stopper bump structure **708** are approximately 20 μm to 30 μm away from each other. In some embodiments, the stopper bump structure **708** may be or otherwise comprise, for example, tin, lead, copper, iron, nickel, gold, silver, some other suitable metal(s), or a combination of the foregoing. The metal pad **706** may be or otherwise comprise, for example, copper, iron, nickel, gold, silver, or some other suitable metal(s).

(68) FIG. 7E illustrates a top view **700E** of some embodiments of an elongated stopper bump structure. A stopper bump structure **708** is disposed over an elongated metal pad **706** that has a greater length than width. An adhesive structure **108** surrounds the stopper bump structure **702**. The stopper bump structure **702** comprises a plurality of stopper bumps aligned in a plurality of rows and a plurality of columns of stopper bumps, such that each row comprises a single stopper bump, and the individual stopper bumps of the stopper bump structure **708** are separated diagonally from each other.

(69) FIG. 7F illustrates a top view **700F** of some embodiments of an elongated stopper bump structure. A stopper bump structure **708** is disposed over an elongated metal pad **706** that has a greater length than width. An adhesive structure **108** surrounds the stopper bump structure **702**. The stopper bump structure **702** comprises a plurality of stopper bumps aligned in a plurality of rows and a plurality of columns of stopper bumps.

(70) With reference to FIGS. 8A-8E, a series of top views **800A-800E** illustrate some embodiments of a metal pad structure that may underlie a plurality of die stopper bumps. The metal pad structure may, for example, correspond to the first plurality of metal pads **110** of FIG. 1. For example, in the previously described example of FIG. 1, metal pads **110** when viewed from a top view could be consistent with discrete metal pads **802** and elongated metal pads **808** of FIG. 8E; such that the

semiconductor die **104** of FIG. **1** may have an outer boundary **104ob** that lies outside of an outer boundary defined by discrete metal pads **802** and elongated metal pads **808** as shown in FIGS. **8A-8E**.

(71) FIG. **8A** illustrates a top view **800A** of some embodiments of a metal pad structure. A plurality of discrete metal pads **802** overlies a peripheral region of a substrate **102**. In some embodiments, each of the plurality of discrete metal pads **802** is square-shaped. An overlying semiconductor die would have an outer boundary outside of an outer boundary of the plurality of discrete metal pads **802**.

(72) FIG. **8B** illustrates a top view **800B** of some embodiments of a metal pad structure. A continuous metal pad **804** overlies a peripheral region of a substrate **102**. In some embodiments, the continuous metal pad **804** is ring-shaped with an inner surface and an outer surface that are both square shaped. An overlying semiconductor die would have an outer boundary outside of the outer surface of the continuous metal pad **804**.

(73) FIG. **8C** illustrates a top view **800C** of some embodiments of a metal pad structure. A plurality of elongated metal pads **808** and a plurality of discrete metal pads **802** overlie a peripheral region of a substrate **102**. In some embodiments, each of the elongated metal pads **808** are rectangular. In some embodiments, each of the plurality of discrete metal pads **802** are square-shaped. An overlying semiconductor die would have an outer boundary outside of an outer boundary of the plurality of elongated metal pads **808** and an outer boundary of the plurality of discrete metal pads **802**. In some embodiments, the elongated metal pads **808** alternate with the discrete metal pads **802** around a periphery of the substrate **102** in a square-shaped pattern.

(74) FIG. **8D** illustrates a top view **800D** of some embodiments of a metal pad structure. A plurality of central elongated metal pads **810** and a plurality of central discrete metal pads **812** overlie a central region of a substrate **102**. The central elongated metal pads **810** are elongated parallel to each other. In some embodiments, the plurality of central discrete metal pads **812** are laterally between the plurality of central elongated metal pads **810**, such that inner sidewalls of each of the plurality of central elongated metal pads **810** is facing the plurality of central discrete metal pads **812**. In some embodiments, each of the central elongated metal pads **810** are rectangular. In some embodiments, each of the central discrete metal pads **812** are square. In some embodiments, the plurality of central discrete metal pads **812** are arranged into a plurality of columns and a plurality of rows. In some embodiments, the number of columns is equal to the number of rows.

(75) FIG. **8E** illustrates a top view **800E** of some embodiments of a metal pad structure. A plurality of central elongated metal pads **810** and a plurality of central discrete metal pads **812** overlie a central region of a substrate **102**. A plurality of elongated metal pads **808** and a plurality of discrete metal pads **802** overlie a peripheral region of a substrate **102**. The central elongated metal pads **810** are elongated parallel to each other. The elongated metal pads **808** are elongated parallel to each other. In some embodiments, outer sidewalls of the central elongated metal pads **810** face the plurality of discrete metal pads **810**. In some embodiments, the elongated metal pads **808** alternate with the plurality of discrete metal pads **802** on two opposing ends of the substrate **102**. In some embodiments, each of the central elongated metal pads **810** and each of the elongated metal pads **808** are rectangular. In some embodiments, a length of the central elongated metal pads **810** is greater than that of the elongated metal pads **808**. In some embodiments, each of the central discrete metal pads **812** and each of the discrete metal pads **802** are square. An overlying semiconductor die would have an outer boundary outside of an outer boundary of the plurality of elongated metal pads **808** and an outer boundary of the plurality of discrete metal pads **802**.

(76) With reference to FIGS. **9A-9F**, a series of cross sections **900A-900F** illustrate some embodiments of a method for forming an IC comprising a stopper bump structure. The IC may, for example, correspond to the IC of FIG. **1**. Although FIGS. **9A-9F** are described in relation to a method, it will be appreciated that the structures disclosed in FIGS. **9A-9F** are not limited to such a method, but instead may stand alone as structures independent of the method.

(77) As illustrated by the cross-sectional view **900A** of FIG. **9A**, a substrate **102** is provided. A first plurality of metal pads **110**, a third plurality of metal pads **118**, and a fourth plurality of metal pads **124** are formed on a top surface of the substrate **102** through a bond pad formation process. The bond pad formation process may be or otherwise comprise, for example, photolithography, deposition of a material through chemical-vapor deposition (CVD), physical-vapor deposition (PVD), electroplating, metal printing (3D printing), or some other suitable deposition process, and chemical-mechanical planarization (CMP) of excess material. A plurality of die stopper bumps **106** is formed on a top surface of the first plurality of metal pads **110** at a first height h_1 by a stopper bump formation process. In some embodiments, the stopper bump formation process may comprise using a wire bonder to provide a stopper bump material onto a metal pad to form ball bond or wedge bond, and then trimming the top of the ball bond or wedge bond (and/or wire at the of the ball bond or wedge bond) to form the plurality of die stopper bumps **106**. A plurality of housing stopper bumps **120** is formed on a top surface of the third plurality of metal pads **118** at a second height h_2 by the stopper bump formation process.

(78) As illustrated by the cross-sectional view **900B** of FIG. **9B**, a first plurality of adhesive structures **108** is formed over the first plurality of metal pads **110** by the stopper bump formation process such that the adhesive structures **108** surround each of the plurality of die stopper bumps **106**. For instance, the first plurality of adhesive structures **108** may be formed by pumping, squeezing, or otherwise providing a liquid around the plurality of die stopper bumps **106** and onto the first plurality of metal pads **110**.

(79) As illustrated by the cross-sectional view **900C** of FIG. **9C**, a semiconductor die **104** is provided. The semiconductor die **104** includes a second plurality of metal pads **116** along a frontside surface of the semiconductor die **104**. A backside surface of the semiconductor die **104** is attached to the plurality of die stopper bumps **106** such that the semiconductor die **104** overlies the substrate **102**. After the semiconductor die **104** is attached, the first plurality of adhesive structures **108** is cured so the liquid of the first plurality of adhesive structures **108** hardens to a solid material.

(80) As illustrated by the cross-sectional view **900D** of FIG. **9D**, metal wires **112** are formed, connecting the second plurality of metal pads **116** to the fourth plurality of metal pads **124**. In some embodiments, the metal wires **112** may be formed with a process similar to that used in the formation of the plurality of die stopper bumps **106**, such that a size of the plurality of die stopper bumps **106** may be correlated to a thickness of the metal wires **112**.

(81) As illustrated by the cross-sectional view **900E** of FIG. **9E**, a second plurality of adhesive structures **122** is formed over the third plurality of metal pads **118** such that the adhesive structures **122** surround each of the plurality of housing stopper bumps **120**. For instance, the second plurality of adhesive structures **122** may be formed by pumping, squeezing, or otherwise providing a liquid around the plurality of housing stopper bumps **120** and onto the third plurality of metal pads **118**.

(82) As illustrated by the cross-sectional view **900F** of FIG. **9F**, a housing structure **114** is provided. A bottom surface of the housing structure **114** is then placed into contact with the liquid of the second plurality of adhesive structures **122** and is pressed down until the housing stopper bumps **120** are firmly positioned between the substrate **102** and semiconductor die **104**. Thus, the housing structure **114** is attached to the plurality of housing stopper bumps **120** such that the housing structure **114** overlies and is vertically separated from the substrate **102**. After the housing structure **114** is attached, the second plurality of adhesive structures **122** is cured.

(83) With respect to FIG. **9G**, a flowchart **900G** of some embodiments of a method for forming an IC comprising a stopper bump structure is illustrated. The IC may, for example, correspond to the IC of FIGS. **9A-9F**.

(84) While flowchart **900G** is illustrated and described below as a series of acts or events, it will be appreciated that the illustrated ordering of such acts or events are not to be interpreted in a limiting sense. For example, some acts may occur in different orders and/or concurrently with other acts or events apart from those illustrated and/or described herein. In addition, not all illustrated acts may

be required to implement one or more aspects or embodiments of the description herein. Further, one or more of the acts depicted herein may be carried out in one or more separate acts and/or phases.

- (85) At **902**, a plurality of die stopper bumps and a plurality of housing stopper bumps are formed on a substrate. See, for example, FIG. **9A**.
- (86) At **904**, a first plurality of adhesive structures is formed on and surrounds the plurality of die stopper bumps. See, for example, FIG. **9B**.
- (87) At **906**, a semiconductor die is attached to the plurality of die stopper bumps, and the first plurality of adhesive structures is cured. See, for example, FIG. **9C**.
- (88) At **908**, a frontside surface of the semiconductor die is bonded to the substrate with a metal wire. See, for example, FIG. **9D**.
- (89) At **910**, a second plurality of adhesive structures is formed on and surrounds the plurality of housing stopper bumps. See, for example, FIG. **9E**.
- (90) At **912**, a housing structure is attached to the plurality of housing stopper bumps, and the second plurality of adhesive structures is cured. See, for example, FIG. **9F**.
- (91) With reference to FIGS. **10A-10G**, a series of cross sections **1000A-1000G** illustrate some embodiments of a method for forming an IC comprising a stopper bump structure separating a housing structure from a semiconductor die. The IC may, for example, correspond to the IC of FIG. **2**. Although FIGS. **10A-10G** are described in relation to a method, it will be appreciated that the structures disclosed in FIGS. **10A-10G** are not limited to such a method, but instead may stand alone as structures independent of the method.
- (92) As illustrated by the cross-sectional view **1000A** of FIG. **10A**, a housing structure **114** is provided. A plurality of metal housing pads **202** are formed along a lateral inner surface of the housing structure **114** by the bond pad formation process, such that a first surface of the plurality of metal housing pads **202** directly contacts the housing structure **114**. A plurality of die stopper bumps **204** is formed on second surface of the plurality of metal housing pads **202** that is opposite the first surface by the stopper bump formation process.
- (93) As illustrated by the cross-sectional view **1000B** of FIG. **10B**, a plurality of housing adhesive structures **206** formed along the second surface of the plurality of metal housing pads **202** such that the housing adhesive structures **206** surround each of the plurality of die stopper bumps **204**. For instance, the first plurality of housing adhesive structures **206** may be formed by pumping, squeezing, or otherwise providing a liquid around the plurality of die stopper bumps **204** and onto the plurality of metal housing pads **202**.
- (94) As illustrated by the cross-sectional view **1000C** of FIG. **10C**, a semiconductor die **104** is provided. The semiconductor die **104** includes a second plurality of metal pads **116** along a frontside surface of the semiconductor die **104**. A backside surface of the semiconductor die **104** is then attached to the plurality of die stopper bumps **204** such that the semiconductor die **104** comprises sidewalls surrounded by the housing structure **114**. After the semiconductor die **104** is attached, the plurality of adhesive structures **206** is cured.
- (95) As illustrated by the cross-sectional view **1000D** of FIG. **10D**, metal wires **112** are formed, connecting the second plurality of metal pads **116** to the plurality of metal housing pads **202**. In some embodiments, the metal wires **112** may be formed with a process similar to that used in the formation of the plurality of die stopper bumps **204**, such that a size of the plurality of die stopper bumps **204** may be correlated to a thickness of the metal wires **112**.
- (96) As illustrated by the cross-sectional view **1000E** of FIG. **10E**, a substrate **102** is provided. A third plurality of metal pads **118** is formed on a top surface of the substrate **102** by the bond pad formation process. A plurality of housing stopper bumps **120** is formed on a top surface of the third plurality of metal pads **118** by the stopper bump formation process.
- (97) As illustrated by the cross-sectional view **1000F** of FIG. **10F**, a second plurality of adhesive structures **122** is formed over the third plurality of metal pads **118** such that the adhesive structures

122 surround each of the plurality of housing stopper bumps **120**.

(98) As illustrated by the cross-sectional view **1000G** of FIG. **10G**, a bottom surface of the housing structure **114** is then attached to the plurality of housing stopper bumps **120** such that the housing structure **114** and the semiconductor die **104** overlie and are vertically separated from the substrate **102**. After the housing structure **114** is attached, the second plurality of adhesive structures **122** is cured.

(99) With respect to FIG. **10H**, a flowchart **1000H** of some embodiments of a method for forming an IC comprising a stopper bump structure separating a housing structure from a semiconductor die. The IC may, for example, correspond to the IC of FIGS. **10A-10G**.

(100) While flowchart **1000H** is illustrated and described below as a series of acts or events, it will be appreciated that the illustrated ordering of such acts or events are not to be interpreted in a limiting sense. For example, some acts may occur in different orders and/or concurrently with other acts or events apart from those illustrated and/or described herein. In addition, not all illustrated acts may be required to implement one or more aspects or embodiments of the description herein. Further, one or more of the acts depicted herein may be carried out in one or more separate acts and/or phases.

(101) At **1002**, a plurality of metal housing pads is formed along a lateral inner surface of a housing structure, and a plurality of die stopper bumps are formed on the plurality of metal housing pads. See, for example, FIG. **10A**.

(102) At **1004**, a plurality of housing adhesive structures is formed on and surrounds the plurality of die stopper bumps. See, for example, FIG. **10B**.

(103) At **1006**, a semiconductor die is attached to the plurality of die stopper bumps, and the first plurality of adhesive structures is cured. See, for example, FIG. **10C**.

(104) At **1008**, a frontside surface of the semiconductor die is bonded to the plurality of metal housing pads with a metal wire. See, for example, FIG. **10D**.

(105) At **1010**, a plurality of housing stopper bumps is formed over a substrate. See, for example, FIG. **10E**.

(106) At **1012**, a second plurality of adhesive structures is formed on and surrounds the plurality of housing stopper bumps. See, for example, FIG. **10F**.

(107) At **1014**, a housing structure is attached to the plurality of housing stopper bumps and the second plurality of adhesive structures is cured. See, for example, FIG. **10G**.

(108) With reference to FIGS. **11A-11I**, a series of cross sections **1100A-1100I** illustrate some embodiments of a method for forming an IC comprising a stopper bump structure separating stacked ICs. The IC may, for example, correspond to the IC of FIG. **3**. Although FIGS. **11A-11I** are described in relation to a method, it will be appreciated that the structures disclosed in FIGS. **11A-11I** are not limited to such a method, but instead may stand alone as structures independent of the method.

(109) As illustrated by the cross-sectional view **1100A** of FIG. **11A**, a substrate **102** is provided. A first plurality of metal pads **110**, a third plurality of metal pads **118**, and a fourth plurality of metal pads **124** are formed over the substrate **102** by the bond pad formation process. A plurality of die stopper bumps **106** is formed over the first plurality of metal pads **110** by the stopper bump formation process. A plurality of housing stopper bumps **120** is formed over the third plurality of metal pads **118** by the stopper bump formation process.

(110) As illustrated by the cross-sectional view **1100B** of FIG. **11B**, a first plurality of adhesive structures **108** is formed, surrounding each of the plurality of die stopper bumps **106**.

(111) As illustrated by the cross-sectional view **1100C** of FIG. **11C**, a semiconductor die **104** is provided. The semiconductor die **104** includes a second plurality of metal pads **116** along a frontside surface of the semiconductor die **104**. A backside surface of the semiconductor die **104** is then attached to the plurality of die stopper bumps **106**. After the semiconductor die **104** is attached, the first plurality of adhesive structures **108** is cured.

(112) As illustrated by the cross-sectional view **1100D** of FIG. **11D**, metal wires **112** are formed, connecting the second plurality of metal pads **116** to the fourth plurality of metal pads **124**, different than the metal pads underlying the plurality of die stopper bumps **106**. In some embodiments, the metal wires **112** are connected to metal pads of the first plurality of metal pads **110** that are separated from the plurality of die stopper bumps **106**.

(113) As illustrated by the cross-sectional view **1100E** of FIG. **11E**, a plurality of metal die pads **310** are formed along a frontside surface of the semiconductor die **104** by the bond pad formation process. In some embodiments, the plurality of metal die pads **310** are formed laterally inside of the second plurality of metal pads **116**. A plurality of overlying die stopper bumps **308** are formed over the plurality of metal die pads **310** by the stopper bump formation process. In some embodiments, the plurality of overlying die stopper bumps **308** are formed with a similar process to that which forms the metal wires **112**.

(114) As illustrated by the cross-sectional view **1100F** of FIG. **11F**, a plurality of overlying adhesive structures **306** is formed over the plurality of metal die pads **310** such that the overlying adhesive structures **306** surround each of the plurality of overlying die stopper bumps **308**. In some embodiments, a single overlying adhesive structure of the plurality of overlying adhesive structures **306** may surround only a single overlying die stopper bump of the plurality of overlying die stopper bumps **308**. In some embodiments, a single overlying adhesive structure of the plurality of overlying adhesive structures **306** may surround more than one die stopper bump of the plurality of overlying die stopper bumps **308**. For instance, the plurality of overlying adhesive structures **306** may be formed by pumping, squeezing, or otherwise providing a liquid around the plurality of overlying die stopper bumps **308** and onto the plurality of metal die pads **310**.

(115) As illustrated by the cross-sectional view **1100G** of FIG. **11G**, a stacked semiconductor die **304** is provided. A backside surface of the stacked semiconductor die **304** is then attached to the plurality of overlying die stopper bumps **308**, such that the stacked semiconductor die **304** overlies the semiconductor die **104**. After the semiconductor die **104** is attached, the plurality of overlying adhesive structures **306** is cured.

(116) As illustrated by the cross-sectional view **1100H** of FIG. **11H**, a second plurality of adhesive structures **122** is formed over the third plurality of metal pads **118** such that the adhesive structures **122** surround each of the plurality of housing stopper bumps **120**.

(117) As illustrated by the cross-sectional view **1100I** of FIG. **11I**, a housing structure is provided. The housing structure **302** is then attached to the plurality of housing stopper bumps **120** such that the housing structure **302** overlies the stacked semiconductor die **304**. After the housing structure **302** is attached, the second plurality of adhesive structures **122** is cured.

(118) With respect to FIG. **11J**, a flowchart **1100J** of some embodiments of a method for forming an IC comprising a stopper bump structure separating stacked ICs. The IC may, for example, correspond to the IC of FIGS. **11A-11I**.

(119) While flowchart **1100J** is illustrated and described below as a series of acts or events, it will be appreciated that the illustrated ordering of such acts or events are not to be interpreted in a limiting sense. For example, some acts may occur in different orders and/or concurrently with other acts or events apart from those illustrated and/or described herein. In addition, not all illustrated acts may be required to implement one or more aspects or embodiments of the description herein. Further, one or more of the acts depicted herein may be carried out in one or more separate acts and/or phases.

(120) At **1102**, a plurality of die stopper bumps and a plurality of housing stopper bumps are formed on a substrate. See, for example, FIG. **11A**.

(121) At **1104**, a first plurality of adhesive structures is formed on and surrounds the plurality of die stopper bumps. See, for example, FIG. **11B**.

(122) At **1106**, a semiconductor die is attached to the plurality of die stopper bumps, and the first plurality of adhesive structures is cured. See, for example, FIG. **11C**.

(123) At **1108**, a frontside surface of the semiconductor die is bonded to the substrate with a metal wire. See, for example, FIG. **11D**.

(124) At **1110**, a plurality of metal die pads is formed along a frontside surface of the semiconductor die, and a plurality of overlying die stopper bumps is formed over the plurality of metal die pads. See, for example, FIG. **11E**.

(125) At **1112**, a plurality of overlying adhesive structures is formed on and surrounds each of the plurality of overlying die stopper bumps. See, for example, FIG. **11F**.

(126) At **1114**, a stacked semiconductor die is attached to the plurality of overlying die stopper bumps and the plurality of overlying adhesive structures is cured. See, for example, FIG. **11G**.

(127) At **1116**, a second plurality of adhesive structures is formed on and surrounds the plurality of housing stopper bumps. See, for example, FIG. **11H**.

(128) At **1118**, a housing structure is attached to the plurality of housing stopper bumps, and the second plurality of adhesive structures is cured. See, for example, FIG. **11I**.

(129) With reference to FIGS. **12A-12F**, a series of cross sections **1200A-1200F** illustrate some embodiments of a method for forming an IC comprising a stopper bump structure used to control an angle of a semiconductor die. The IC may, for example, correspond to the IC of FIG. **4**.

Although FIGS. **12A-12F** are described in relation to a method, it will be appreciated that the structures disclosed in FIGS. **12A-12F** are not limited to such a method, but instead may stand alone as structures independent of the method.

(130) As illustrated by the cross-sectional view **1200A** of FIG. **12A**, a first plurality of metal pads **110** are formed along a top surface of a provided substrate **102** by the bond pad formation process. In some embodiments, sidewalls of each of the plurality of metal pads **110** contact inner sidewalls of the substrate **102**. A first plurality of die stopper bumps **406** are formed on a first end of the top surface of the substrate **102** by the stopper bump formation process. The first plurality of die stopper bumps **406** directly contacts the first plurality of metal pads **110**. The first plurality of die stopper bumps **406** have a height $h3$. A second plurality of die stopper bumps **402** are formed on a second end of the substrate **102** opposite the first end by the stopper bump formation process. A third plurality of metal pads **118** and a fourth plurality of metal pads **124** are formed over the substrate **102** by the bond pad formation process. A plurality of die stopper bumps **106** is formed over the first plurality of metal pads **110** by the stopper bump formation process. A plurality of housing stopper bumps **120** is formed over the third plurality of metal pads **118** by the stopper bump formation process. The second plurality of die stopper bumps **402** directly contacts the first plurality of metal pads **110**. The second plurality of die stopper bumps **402** have a height $h4$. In some embodiments, $h4$ is larger than $h3$. In some embodiments, the plurality of housing stopper bumps **120** may each have heights such that their top surfaces define a plane that is tilted relative to the top surface of the substrate **102**.

(131) As illustrated by the cross-sectional view **1200B** of FIG. **12B**, a first plurality of die adhesive structures **408** is formed, surrounding each of the first plurality of die stopper bumps **406** such that the first plurality of die adhesive structures **408** has an approximate height equal to $h3$. A second plurality of die adhesive structures **404** is formed, surrounding each of the second plurality of die stopper bumps **402** such that the second plurality of die adhesive structures **404** has an approximate height equal to $h4$. For instance, the first plurality of die adhesive structures **408** and the second plurality of die adhesive structures **404** may be formed by pumping, squeezing, or otherwise providing a liquid around the first plurality of die stopper bumps **406** and the second plurality of die stopper bumps **402**, respectively, and onto the plurality of metal pads **110**.

(132) As illustrated by the cross-sectional view **1200C** of FIG. **12C**, a semiconductor die **104** is provided. The semiconductor die **104** includes a second plurality of metal pads **116** along a frontside surface of the semiconductor die **104**. A backside surface of the semiconductor die **104** is then attached to the first plurality of die stopper bumps **406** and the second plurality of die stopper bumps **402**, such that the semiconductor die **104** has a tilt angle $A1$ with respect to a top surface of

the substrate **102**. After the semiconductor die **104** is attached, the first plurality of die adhesive structures **408** and the second plurality of die adhesive structures **404** are cured.

(133) As illustrated by the cross-sectional view **1200D** of FIG. **12D**, metal wires **112** are formed, connecting the second plurality of metal pads **116** to the fourth plurality of metal pads **124**, different than the metal pads underlying the first plurality of die stopper bumps **406** and the second plurality of die stopper bumps **402**. In some embodiments, the metal wires **112** are connected to metal pads of the first plurality of metal pads **110** that are different than the metal pads underlying the plurality of die stopper bumps **106**.

(134) As illustrated by the cross-sectional view **1200E** of FIG. **12E**, a second plurality of adhesive structures **122** is formed over the third plurality of metal pads **118** such that the adhesive structures **122** surround each of the plurality of housing stopper bumps **120**.

(135) As illustrated by the cross-sectional view **1200F** of FIG. **12F**, a housing structure is provided. The housing structure **114** is then attached to the plurality of housing stopper bumps **120** such that the housing structure **114** overlies the semiconductor die **104**. After the housing structure **114** is attached, the second plurality of adhesive structures **122** is cured.

(136) With respect to FIG. **12G**, a flowchart **1200G** of some embodiments of a method for forming an IC comprising a stopper bump structure used to control an angle of a semiconductor die. The IC may, for example, correspond to the IC of FIGS. **12A-12F**.

(137) While flowchart **1200G** is illustrated and described below as a series of acts or events, it will be appreciated that the illustrated ordering of such acts or events are not to be interpreted in a limiting sense. For example, some acts may occur in different orders and/or concurrently with other acts or events apart from those illustrated and/or described herein. In addition, not all illustrated acts may be required to implement one or more aspects or embodiments of the description herein. Further, one or more of the acts depicted herein may be carried out in one or more separate acts and/or phases.

(138) At **1202**, a first plurality of die stopper bumps is formed on a substrate at a first height, a second plurality of die stopper bumps is formed on the substrate at a second height, and a plurality of housing stopper bumps is formed on the substrate. See, for example, FIG. **12A**.

(139) At **1204**, a first plurality of die adhesive structures is formed on and surrounds the first plurality of die stopper bumps at the first height, and a second plurality of die adhesive structures is formed on and surrounds the second plurality of die stopper bumps at the second height. See, for example, FIG. **12B**.

(140) At **1206**, a semiconductor die is attached to the first and second pluralities of die stopper bumps, and the first and second pluralities of adhesive structures are cured. See, for example, FIG. **12C**.

(141) At **1208**, a frontside surface of the semiconductor die is bonded to the substrate with a metal wire. See, for example, FIG. **12D**.

(142) At **1210**, a second plurality of adhesive structures is formed on and surrounds the plurality of housing stopper bumps. See, for example, FIG. **12E**.

(143) At **1212**, a housing structure is attached to the plurality of housing stopper bumps, and the second plurality of adhesive structures is cured. See, for example, FIG. **12F**.

(144) With reference to FIGS. **13A-13E**, a series of cross sections **1300A-1300E** illustrate some embodiments of a method for forming an IC comprising an electrically conductive stopper bump structure. The IC may, for example, correspond to the IC of FIG. **5**. Although FIGS. **13A-13E** are described in relation to a method, it will be appreciated that the structures disclosed in FIGS. **13A-13E** are not limited to such a method, but instead may stand alone as structures independent of the method.

(145) As illustrated by the cross-sectional view **1300A** of FIG. **13A**, a substrate **102** is provided. A first plurality of metal pads **110** and a third plurality of metal pads **118** are formed on a top surface of the substrate **102**. A plurality of die stopper bumps **106** is formed on a top surface of the first

plurality of metal pads **110** by the stopper bump formation process. A plurality of housing stopper bumps **120** is formed on a top surface of the third plurality of metal pads **118** by the stopper bump formation process.

(146) As illustrated by the cross-sectional view **1300B** of FIG. **13B**, a first plurality of adhesive structures **108** is formed, surrounding each of the plurality of die stopper bumps **106**.

(147) As illustrated by the cross-sectional view **1300C** of FIG. **13C**, a semiconductor die **104** is provided. A plurality of metal die pads **502** are formed along a frontside surface of the semiconductor die **104** by the bond pad formation process, such that a first surface of the plurality of metal die pads **502** contacts the semiconductor die **104**. A second surface of the plurality of metal die pads **502** opposite that of the first surface is then attached to the plurality of die stopper bumps **106** to establish an electrical connection between the first plurality of metal pads **110** and the plurality of metal die pads **502**. After the semiconductor die **104** is attached, the first plurality of adhesive structures **108** is cured.

(148) As illustrated by the cross-sectional view **1300D** of FIG. **13D**, a second plurality of adhesive structures **122** is formed over the third plurality of metal pads **118** such that the adhesive structures **122** surround each of the plurality of housing stopper bumps **120**.

(149) As illustrated by the cross-sectional view **1300E** of FIG. **13E**, a housing structure is provided. The housing structure **114** is then attached to the plurality of housing stopper bumps **120** such that the housing structure **114** overlies the stacked semiconductor die **304**. After the housing structure **114** is attached, the second plurality of adhesive structures **122** is cured.

(150) With respect to FIG. **13F**, a flowchart **1300F** of some embodiments of a method for forming an IC comprising an electrically conductive stopper bump structure. The IC may, for example, correspond to the IC of FIGS. **13A-13E**.

(151) While flowchart **1300F** is illustrated and described below as a series of acts or events, it will be appreciated that the illustrated ordering of such acts or events are not to be interpreted in a limiting sense. For example, some acts may occur in different orders and/or concurrently with other acts or events apart from those illustrated and/or described herein. In addition, not all illustrated acts may be required to implement one or more aspects or embodiments of the description herein. Further, one or more of the acts depicted herein may be carried out in one or more separate acts and/or phases.

(152) At **1302**, a plurality of die stopper bumps and a plurality of housing stopper bumps are formed on a substrate. See, for example, FIG. **13A**.

(153) At **1304**, a first plurality of adhesive structures is formed on and surrounds the plurality of die stopper bumps. See, for example, FIG. **13B**.

(154) At **1306**, a plurality of metal die pads is formed along a frontside surface of a semiconductor die, the plurality of metal die pads is attached to the plurality of die stopper bumps, and the first plurality of adhesive structures is cured. See, for example, FIG. **13C**.

(155) At **1308**, a second plurality of adhesive structures is formed on and surrounds the plurality of housing stopper bumps. See, for example, FIG. **13D**.

(156) At **1310**, a housing structure is attached to the plurality of housing stopper bumps, and the second plurality of adhesive structures is cured. See, for example, FIG. **13E**.

(157) FIG. **14** illustrates a cross-sectional view **1400** of some embodiments of an IC comprising a stopper bump structure. The IC may be, for example, the IC of FIG. **1**. The IC comprises a first plurality of metal pads **110** overlying a substrate **102**. A first plurality of stopper bumps **1404a** overlies one of the first plurality of metal pads **110** and separates the substrate **102** from an overlying semiconductor die **104**. A first plurality of stopper bumps **1404a** overlies one of the first plurality of metal pads **110** and further separates the substrate **102** from the overlying semiconductor die **104**. In some embodiments, each stopper bump of the first and second pluralities of stopper bumps **1404a** and **1404b** may have a different height, as a formation process of the first and second pluralities of stopper bumps **1404a** and **1404b** may have a standard deviation in height.

In some embodiments, the standard deviation may range from 3 μm to 5 μm . In some embodiments, a stopper bump of the first plurality of stopper bumps **1404a** with a greatest height directly contacts the semiconductor die **104** and a stopper bump of the second plurality of stopper bumps **1404b** with a greatest height directly contacts the semiconductor die **104**, such that the stopper bump with the greatest height of the first plurality of stopper bumps **1404a** and the stopper bump with the greatest height of the second plurality of stopper bumps **1404b** determine a distance of the semiconductor die **104** from the substrate **102**.

(158) Accordingly, in some embodiments, the present disclosure relates to an integrated chip (IC), comprising a substrate, a first die disposed over the substrate, a metal wire attached to a frontside of the first die, and a first plurality of die stopper bumps disposed along a backside of the first die and configured to control an angle of operation of the first die. The first plurality of die stopper bumps directly contacts a backside surface of the first die.

(159) In other embodiments, the present disclosure relates to a method for forming an integrated chip (IC), comprising forming a first stopper structure on a substrate, forming a first adhesive structure on and surrounding the first stopper structure, attaching a first die to the first adhesive structure and curing the first adhesive structure, and bonding a bottom surface of the first die to the substrate with a metal wire.

(160) In yet other embodiments, the present disclosure relates to an integrated chip (IC), comprising a substrate including a plurality of metal pads on a top surface of the substrate, a die disposed over the substrate, and the die including a first side over the top surface of the substrate and a second side over the first side, a housing structure disposed over the second side of the die and surrounding sidewalls of the die, a plurality of stopper bumps disposed between the first side of the die and a first metal pad of the plurality of metal pads, and a plurality of adhesive structures disposed on and surrounding each of the plurality of stopper bumps.

(161) The foregoing outlines features of several embodiments so that those skilled in the art may better understand the aspects of the present disclosure. Those skilled in the art should appreciate that they may readily use the present disclosure as a basis for designing or modifying other processes and structures for carrying out the same purposes and/or achieving the same advantages of the embodiments introduced herein. Those skilled in the art should also realize that such equivalent constructions do not depart from the spirit and scope of the present disclosure, and that they may make various changes, substitutions, and alterations herein without departing from the spirit and scope of the present disclosure.

Claims

1. An integrated chip (IC), comprising: a substrate; a die disposed vertically over the substrate; a housing structure disposed over the substrate and the die; a metal pad disposed over the substrate and coupled to an underside of the housing structure, wherein the metal pad has an outer sidewall that extends horizontally past an outer sidewall of the die; an adhesive coupling the die to the metal pad; and stopper bumps laterally surrounded by the adhesive, the stopper bumps contacting the die and the metal pad.
2. The IC of claim 1, further comprising: a metal wire extending between the substrate and a frontside of the first die.
3. The IC of claim 1, wherein the housing structure surrounds sidewalls of the die.
4. The IC of claim 3, further comprising: housing stopper bumps directly contacting and disposed between the housing structure and the substrate.
5. The IC of claim 4, wherein the housing stopper bumps and the stopper bumps comprise the same material as one another.
6. The IC of claim 3, further comprising: a cavity arranged directly between the housing structure and an uppermost surface of the die and separating the housing structure from the uppermost

surface of the die.

7. The IC of claim 1, further comprising: a metal wire extending from the metal pad to a first side of the die, wherein the first side of the die faces the substrate.

8. An integrated chip (IC), comprising: a substrate; a die disposed over the substrate; a housing structure disposed over the die and surrounding sidewalls of the die; and a plurality of die stopper bumps arranged as a plurality of groups of die stopper bumps, wherein each group of the plurality of groups of die stopper bumps is disposed between an upper surface of the die and a lower surface of the housing structure, wherein the plurality of die stopper bumps suspend the die from the housing structure over the substrate.

9. The IC of claim 8, further comprising: a plurality of metal pads disposed along a lateral portion of an inner surface of the housing structure, and a metal wire extending from a metal pad of the plurality of metal pads to the die.

10. The IC of claim 8, further comprising: a first plurality of adhesive structures, wherein each of the first plurality of adhesive structures is disposed on and surrounds a corresponding group of the plurality of groups of die stopper bumps.

11. The IC of claim 8, wherein the plurality of die stopper bumps are surrounded by an adhesive.

12. The IC of claim 11, further comprising: a plurality of metal pads disposed along a lateral portion of an inner surface of the housing structure, and a metal wire extending from a metal pad of the plurality of metal pads to the die.

13. The IC of claim 12, wherein each die stopper bump of a group of die stopper bumps and the metal wire contact the metal pad.

14. An integrated chip (IC), comprising: a substrate having an upper surface and a lower surface; a dome-like housing structure disposed over the substrate, wherein an interior surface of the dome-like housing structure and the upper surface of the substrate define a cavity; and a die coupled to the interior surface of the dome-like housing structure and thereby suspended over an upper surface of the substrate, the die having a lower surface proximate to the substrate and an upper surface over the lower surface of the die; an adhesion structure sandwiched between the upper surface of the die and the interior surface of the dome-like housing structure, the adhesion structure having a volume defined by an outer sidewall of the adhesion structure; and multiple die stopper bumps each enveloped by the adhesion structure, the multiple die stopper bumps each having a lower surface contacting the upper surface of the die and each having an upper surface contacting the interior surface of the dome-like housing structure.

15. The IC of claim 14, further comprising: a plurality of housing stopper bumps directly contacting and disposed between a bottom surface of the dome-like housing structure and the upper surface of the substrate.

16. The IC of claim 14, wherein each of the multiple die stopper bumps comprises a solder ball bump.

17. The IC of claim 14, wherein each of the multiple die stopper bumps comprises a stud bump, wherein the stud bump comprises a lower portion and an upper portion, wherein the lower portion has a maximum width greater than that of the upper portion, and wherein the lower portion comprises sidewalls laterally offset from sidewalls of the upper portion.

18. The IC of claim 14, wherein the multiple die stopper bumps are separated into at least one group of die stopper bumps, wherein each group of die stopper bumps comprises at least one row of die stopper bumps and at least one column of die stopper bumps.

19. The IC of claim 18, wherein the adhesive structure is a single body that surrounds an outer perimeter of the group of die stopper bumps and that resides between die stopper bumps of the group of die stopper bumps to adhere the die stopper bumps of the group of die stopper bumps to one another.

20. The IC of claim 14, further comprising: a metal wire extending between a first contact or bond

pad on the lower surface of the die and a second contact or bond pad on the interior surface of the dome-like housing structure.
