
## Cpr E 281 LAB4 ELECTRICAL AND COMPUTER ENGINEERING IOWA STATE UNIVERSITY

## Lab 4 Answer Sheet



Name and Student ID: Riley Lawson rjlawson@iastate.edu Lab Section: 6

Date: 9/17/2020

#### **Submission Instructions:**

#### Prelab:

- 1. Complete the prelab (questions Q1 and Q2)
- 2. Submit this report with the prelab completed to Canvas **before** your lab starts

#### Lab:

- 1. Complete the lab according to the instructions
- 2. Take screenshots of your ModelSim waveform (note: to receive points your NetID has to be present in the screenshot) and insert them into this document.

Complete this report and reupload it to Canvas.

#### **PRELAB:**

**Q1.** Consider the Verilog code in section 3.0. Briefly explain how the **always** @ structure works.


# Cpr E 281 LAB4 ELECTRICAL AND COMPUTER ENGINEERING IOWA STATE UNIVERSITY

## Lab 4 Answer Sheet

Always: blocks are used to describe events that should happen certain condition.

**Q2**. Write the Verilog code for *lab4step1*. Use the example code given in Section 3.0 and make the necessary changes.

```
module lab4step1(A, F, C, G, W);
   input F, C, G, W;
   output A;
   reg A;
   always @(C or G or W or F)
   begin
       case({C, G, W, F})
          4'b0000: A = 'b0;
4'b0001: A = 'b0;
                        'b0;
          4'b0010: A =
                        'b1;
          4'b0011: A =
          4'b0100: A =
          4'b0101: A =
          4'b0110: A =
          4'b0111: A =
          4'b1000: A =
          4'b1001: A =
          4'b1010: A =
          4'b1011: A =
          4'b1100: A =
          4'b1101: A =
          4'b1110: A = 'b0;
          4'b1111: A = 'b0:
       endcase
   end
endmodule
```



## Lab 4 Answer Sheet

## Q3. Read Section 4.0 and fill in the Truth Table for *lab4step2*.

	Inp	uts	Outputs			
М	Т	Н	Р	E	F	AC
0	0	0	0	0	0	0
0	0	0	1	0	0	0
0	0	1	0	0	0	0
0	0	1	1	1	0	1
0	1	0	0	0	0	0
0	1	0	1	1	0	1
0	1	1	0	1	0	1
0	1	1	1	1	1	1
1	0	0	0	0	0	0
1	0	0	1	0	0	0
1	0	1	0	0	0	0
1	0	1	1	1	0	0
1	1	0	0	0	0	0
1	1	0	1	1	0	0
1	1	1	0	1	0	0
1	1	1	1	1	1	1

## Lab 4 Answer Sheet

LAB:
3.0 Use the hardware results to fill in the truth table for *lab4step1*.

Farmer	Cabbage	Goat	Wolf	Alarm
0	0	0	0	0
0	0	0	1	0
0	0	1	0	0
0	0	1	1	1
0	1	0	0	0
0	1	0	1	0
0	1	1	0	1
0	1	1	1	1
1	0	0	0	1
1	0	0	1	1
1	0	1	0	0
1	0	1	1	0
1	1	0	0	1
1	1	0	1	0
1	1	1	0	0
1	1	1	1	0


#### Screenshots:

<<<Copy and paste your Verilog code here>>>

## Cpr E 281 LAB4 ELECTRICAL AND COMPUTER ENGINEERING IOWA STATE UNIVERSITY

## Lab 4 Answer Sheet

```
module lab4step1(A, F, C, G, W);
input F, C, G, W;
output A;
    reg A;
    always @(C or G or W or F)
    begin
        case({C, G, W, F})
            4'b0000: A = 'b0;
            4'b0001: A = 'b0;
            4'b0010: A = 'b0;
           4'b0011: A = 'b1;
4'b0100: A = 'b0;
4'b0101: A = 'b0;
4'b0110: A = 'b1;
            4'b0111: A =
            4'b1000: A =
            4'b1001: A =
            4'b1010: A = 'b0
            4'b1011: A = 'b0;
            4'b1100: A = 'b1:
            4'b1101: A = 'b0;
            4'b1110: A = 'b0;
            4'b1111: A = 'b0;
        endcase
    end
endmodule
```



**4.0** Demonstrate hardware results for correct code.

<<<Insert a screen shot of your lab4step2 BDF file>>>


## Lab 4 Answer Sheet

#### Design result: P INPUT T INPUT INPUT Multiplexer OUTPUT I/O Type E INPUT F INPUT M INPUT AC OUTPUT owersaving I/O Type INPUT 🔙 | 🗹 📗 🖚 | This PC × INPUT Computer OUTPUT ← → ∨ ↑ 🝃 > This PC v Ö ∠ Search ∨ Network locations (2) Documents (\my.files.iastate.edu\Users) (U:) ∃-J tb\_step2 ±-■ test1 \*\*\* #vsim\_capacity# Music Videos • • **⇔** :::::: **+** ▼ Name Devices and drives (2) Windows (C:) 367 GB free of 494 **Vetwork locations (2)** rjlawson A Transcript <u>+ • ×</u>

## Cpr E 281 LAB4

ELECTRICAL AND COMPUTER
ENGINEERING
IOWA STATE UNIVERSITY

## Lab 4 Answer Sheet



## Cpr E 281 LAB4

ELECTRICAL AND COMPUTER ENGINEERING IOWA STATE UNIVERSITY

## Lab 4 Answer Sheet

```
Downloads
module powersaving
(
// {{ALTERA_ARGS_BEGIN}} DO NOT REMOVE THIS LINE!
P, T, H, F
// {{ALTERA_ARGS_END}} DO NOT REMOVE THIS LINE!
);
// Port Declaration
                                                                                                                        368 GB fre
                                                                                    Documents
                                                                                    Pictures
                                                                                                                        DVD Drive
                                                                                    lab4step2
                                                                                    Music
// {{ALTERA_IO_BEGIN}} DO NOT REMOVE THIS LINE!
input P;
input T;
                                                                                                             Network locations (
                                                                                   Videos
                                                                                                                         rjlawson
                                                                                                                        (\\my.files
input i,
input i;
output F;
// {{ALTERA_IO_END}} DO NOT REMOVE THIS LINE!
                                                                                  OneDrive
                                                                                   🧐 This PC
                                                                                                                        Network E
assign F = P \& T \& H;
                                                                                  Network
                                                                                                                        506 GB fre
endmodule
                                                                                11 items | 1 item selected
```