

Name and Student ID: Riley Lawson rjlawson Lab Section: 6

Date: 9/23/2020

Submission Instructions:

Prelab:

- 1. Complete the prelab**
- 2. Submit this report with the prelab completed to Canvas before your lab starts**

Lab:

- 1. Complete the lab according to the instructions**
- 2. Take screenshots of your ModelSim waveform (note: to receive points your NetID has to be present in the screenshot) and insert them into this document.**
- 3. Include screenshots of any related block design files or Verilog files in the report**
- 4. Complete this report and reupload it to Canvas**

PRELAB:

Q1. Use Figure 1 and the table below to fill in the truth table on the next page.

X ₃	X ₂	X ₁	X ₀	Display
0	0	0	0	0
0	0	0	1	1
0	0	1	0	2
0	0	1	1	3
0	1	0	0	4
0	1	0	1	5
0	1	1	0	6
0	1	1	1	7

X ₃	X ₂	X ₁	X ₀	Display
1	0	0	0	8
1	0	0	1	9
1	0	1	0	A
1	0	1	1	b
1	1	0	0	c
1	1	0	1	d
1	1	1	0	e
1	1	1	1	f

Lab 5 Answer Sheet

X₃	X₂	X₁	X₀	A	B	C	D	E	F	G
0	0	0	0	0	0	0	0	0	0	1
0	0	0	1	1	0	0	1	1	1	1
0	0	1	0	0	0	1	0	0	1	0
0	0	1	1	0	0	0	0	1	1	0
0	1	0	0	1	0	0	1	1	0	0
0	1	0	1	0	1	0	0	1	0	0
0	1	1	0	0	1	0	0	0	0	0
0	1	1	1	0	0	0	1	1	1	1
1	0	0	0	0	0	0	0	0	0	0
1	0	0	1	0	0	0	0	1	0	0
1	0	1	0	0	0	0	1	0	0	0
1	0	1	1	1	1	0	0	0	0	0
1	1	0	0	0	1	1	0	0	0	1
1	1	0	1	1	0	0	0	0	1	0
1	1	1	0	0	1	1	0	0	0	0
1	1	1	1	0	1	1	1	0	0	0

Q2. Write the verilog code for the 7-Segment Display Decoder based on the truth table from Q1. You only need to write the skeleton code (i.e., a code which shows only a rough outline and no unnecessary or repetitive details) below.

```
module seven_seg_decoder(x0,x1,x2,x3,A,B,C,D,E,F,G)

    input x0, x1, x2, x3;
    output A, B, C, D, E, F, G;

    A = some code;
    B = some code;
    C = some code;
    D = some code;
    E = some code;
    F = some code;
    G = some code;

    x0 = some code;
    x1 = some code;
    x2 = some code;
    x3 = some code;

    All of these are connected


endmodule
```

LAB:


3.0 Lab5step0

Hardware demonstrates a good circuit.

<<<Insert a screenshot of your Verilog file>>>




Lab5step0 Result:



4.0 Lab5step1

Hardware demonstrates a good circuit.

<<<Insert a screenshot of your BDF file here>>>



Lab5step1 results:

