Name and Student ID: Riley Lawson Lab Section: 6

Date: 9/9/2020

### **PRELAB:**

**Q1.** Read section 3.0 and fill in the truth table below for Design 1 (*the farmer's problem*). Then use it to construct the POS expression.

Cabbage	Goat	Wolf	Alarm
0	0	0	1
0	0	1	1
0	1	0	0
0	1	1	1
1	0	0	1
1	0	1	0
1	1	0	1
1	1	1	1

POS Logic Expression: (C + !G + W) \* (!C + G + !W) = Alarm

**Q2.** Read section 4.0 and fill in the truth table below for Design 2 (*adding the farmer*). Then use it to construct the SOP expressions.

Farmer	Cabbage	Goat	Wolf	Alarm
0	0	0	0	0
0	0	0	1	0
0	0	1	0	0
0	0	1	1	1
0	1	0	0	0
0	1	0	1	0
0	1	1	0	1
0	1	1	1	1
1	0	0	0	1
1	0	0	1	1
1	0	1	0	0
1	0	1	1	0
1	1	0	0	1
1	1	0	1	0
1	1	1	0	0
1	1	1	1	0


Canonical SOP Logic Expression: !F!CGW + !FCG!W + !FCGW + F!C!G!W + F!C!GW + FC!G!W = Alarm

Simplified SOP Logic Expression: F!C!G + !FGW + F!G!W + !FCG = Alarm


## LAB:

**3.0** Hardware results demonstrate correct code. TA Initials: Schematic screenshot:





# Step3:



#### Structural Screenshots:

```
module lab3step1(A, C, G, W);
  input C, G, W; //input
  output A; //output
  2
  3
  4
 5
6
7
8
9
               //inverted
               not(G, ~G);
not(C, ~C);
not(W, ~W);
10
               //sum
               //w1 = the first wire
11
               or(w1, ~C, G, ~W);
//w2 = the second wire
or(w2, C, ~G, W);
12
13
14
15
16
17
               and(A, w1, w2);
18
          endmodule
```

#### **Behavioral Screenshots:**


```
1  module lab3step2(F, C, G, W);
2  input C, G, W; //Cabbage, Goat, Wolf
3  output F; //Farmer
4  assign F = (C |!G | W) & (!C | G | !W);
6  //end
8  endmodule
```

```
module lab3step3 (A, F, C, G, W);
  input F, C, G, W; //input
  output A;//output
  assign A = (~F & G & W) | (~F & G & C) | (F & ~G & ~C) | (F & ~G & ~W);
endmodule
```

**4.0** Hardware results demonstrate correct code.

Screenshot:

Step 1:



#### Step 3:

