# Cpr E 281 LAB5 ELECTRICAL AND COMPUTER ENGINEERING IOWA STATE UNIVERSITY

#### Lab 5 Answer Sheet

Name and Student ID: Riley Lawson rjlawson Lab Section: 6

Date: 9/23/2020

**Submission Instructions:** 

#### Prelab:

- 1. Complete the prelab
- 2. Submit this report with the prelab completed to Canvas before your lab starts

#### Lab:

- 1. Complete the lab according to the instructions
- 2. Take screenshots of your ModelSim waveform (note: to receive points your NetID has to be present in the screenshot) and insert them into this document.
- 3. Include screenshots of any related block design files or Verilog files in the report
- 4. Complete this report and reupload it to Canvas

### Lab 5 Answer Sheet

#### **PRELAB:**

Q1. Use Figure 1 and the table below to fill in the truth table on the next page.

X <sub>3</sub>	X <sub>2</sub>	X <sub>1</sub>	X <sub>0</sub>	Display
0	0	0	0	
0	0	0	1	
0	0	1	0	n.
0	0	1	1	m
0	1	0	0	Ţ
0	1	0	1	Ū
0	1	1	0	6
0	1	1	1	١

X <sub>3</sub>	$X_2$	X <sub>1</sub>	$X_0$	Display
1	0	0	0	
1	0	0	1	
1	0	1	0	吕
1	0	1	1	_Ū
1	1	0	0	ניה
1	1	0	1	<b>-</b> ⊡
1	1	1	0	
1	1	1	1	<u> </u>

# Cpr E 281 LAB5 ELECTRICAL AND COMPUTER

ELECTRICAL AND COMPUTER
ENGINEERING
IOWA STATE UNIVERSITY

## Lab 5 Answer Sheet

<b>X</b> 3	X <sub>2</sub>	<b>X</b> 1	Χo	Α	В	С	D	E	F	G
0	0	0	0	0	0	0	0	0	0	1
0	0	0	1	1	0	0	1	1	1	1
0	0	1	0	0	0	1	0	0	1	0
0	0	1	1	0	0	0	0	1	1	0
0	1	0	0	1	0	0	1	1	0	0
0	1	0	1	0	1	0	0	1	0	0
0	1	1	0	0	1	0	0	0	0	0
0	1	1	1	0	0	0	1	1	1	1
1	0	0	0	0	0	0	0	0	0	0
1	0	0	1	0	0	0	0	1	0	0
1	0	1	0	0	0	0	1	0	0	0
1	0	1	1	1	1	0	0	0	0	0
1	1	0	0	0	1	1	0	0	0	1
1	1	0	1	1	0	0	0	0	1	0
1	1	1	0	0	1	1	0	0	0	0
1	1	1	1	0	1	1	1	0	0	0

# Cpr E 281 LAB5 ELECTRICAL AND COMPUTER ENGINEERING IOWA STATE UNIVERSITY

#### Lab 5 Answer Sheet

**Q2.** Write the verilog code for the 7-Segment Display Decoder based on the truth table from Q1. You only need to write the skeleton code (i.e., a code which shows only a rough outline and no unnecessary or repetitive details) below.

```
module seven_seg_decoder(x0,x1,x2,x3,A,B,C,D,E,F,G)
  input x0, x1, x2, x3;
  output A, B, C, D, E, F, G;


A = some code;
B = some code;
C = some code;
D = some code;
E = some code;
F = some code;
G = some code;
x1 = some code;
x2 = some code;
x3 = some code;
All of these are connected
endmodule
```

#### LAB:

#### 3.0 Lab5step0


Hardware demonstrates a good circuit.

<<<Insert a screenshot of your Verilog file>>>



#### Lab 5 Answer Sheet


#### Lab5step0 Result:



#### 4.0 Lab5step1

Hardware demonstrates a good circuit.

<<<Insert a screenshot of your BDF file here>>>



### Lab 5 Answer Sheet

#### Lab5step1 results:

