

EmSys:ADC Programming with the Tiva TM4C123G

From EdWiki

ADC Modules in the TM4C123GH6PM MCU System

The TM4C123GH6PM microcontroller contains two identical Analog-to-Digital Converter modules. These two modules, **ADC0** and **ADC1**, provide **12-bit** conversion precision and share the same 12 analog input channels. Each ADC module operates independently and can therefore execute different sample sequences, sample any of the analog input channels at any time, and generate different interrupts and triggers.

These two ADC modules provide the following features:

- 12 shared analog input channels
- 12-bit precision ADC
- Single-ended and differential-input configurations
- On-chip internal temperature sensor
- Maximum sample rate of one million samples/second (MSPS)
- Optional phase shift in sample time programmable
- Four programmable sample conversion sequencers from one to eight entries long, with corresponding conversion result FIFOs
- Five flexible trigger controls
 - Software Trigger Controller (default)
 - Timers
 - Analog Comparators
 - PWM
 - GPIO
- Hardware averaging of up to 64 samples
- 2 Analog Comparators

ADC Programming with the Tiva TM4C123G

To program these two modules, **ADC0** and **ADC1**, we need to understand some of the major registers. Figure 11.21 shows a simplified block diagram of a Tiva ADC module.

bit	Name	Description
0	R0	0: ADC Module 0 is disabled, 1: Enable and provide a clock to ADC module 0
1	R1	0: ADC Module 1 is disabled, 1: Enable and provide a clock to ADC module 1

Figure 11.22: ADC Run Mode Clock Gating Control (RCGCADC)

The Sample Sequencer

The Sample Sequencer is a part of the ADC module that moves the conversion result of the ADC to one of the FIFOs. There are 4 Sample Sequencers. They are called **SS3**, **SS2**, **SS1**, and **SS0**. Each one of them is associated with a FIFO. The FIFOs have different sizes so the sample sequencers have different lengths of sequences. The longest sequence has 8 samples and the shortest has only one. Table 11.10 shows the relation between the sample sequencers and FIFO sizes.

Sequencer	Number of Samples	Depth of FIFO
SS0	8	8
SS1	4	4
SS2	4	4
SS3	1	1

Table 11.10: Samples and FIFO Depth of Sequencers

We will use the SS3 with a single sample. We use **ADCACTSS** (ADC Active Sample Sequencer) to enable the SS3. When bit 3 (ASEN3) is set to 1 the SS3 is enabled. We must disable the SS3 before configuring the sample sequencer so that no erroneous events occur during initialization. After the initialization is done, we must enable it to use it.

ADC Active Sample Sequencer (ADCACTSS)

ADC0 base: 0x4003.8000
ADC1 base: 0x4003.9000
Offset 0x000
Type RW, reset 0x0000.0000




Figure 11.23: ADC Active Sample Sequencer (ADCACTSS)

Bit	Name	Description
16	BUSY	ADC Busy 0: ADC is idle, 1: ADC is busy
3	ASEN3	ADC SS3 Enable 0: Sample Sequencer 3 is disabled, 1: Sample Sequencer 3 is enabled.
2	ASEN2	ADC SS2 Enable 0: Sample Sequencer 2 is disabled, 1: Sample Sequencer 2 is enabled.
1	ASEN1	ADC SS1 Enable 0: Sample Sequencer 1 is disabled, 1: Sample Sequencer 1 is enabled.
0	ASEN0	ADC SS0 Enable 0: Sample Sequencer 0 is disabled, 1: Sample Sequencer 0 is enabled.

Start Conversion trigger options

There are many start-conversion (trigger) options. Among them are using Timer, PWM, Analog Comparator, External signal from GPIO, and Software. The selection of Trigger for SS3 is done via the bits 15-12 of **ADCEMUX** register. The default is Software and that is what we use in this section.




Figure 11.24: ADC Event Multiplexer Select (ADCEMUX)

EMx bits select the trigger source for Sample Sequencer x. By default the field is 0x0 which means the ADC conversion begins when the SSn bit of the **ADCPSSI** register is set by software. The following table shows the available choices for trigger.

EMx Value	Trigger source
0x0	Processor (default)
0x1	Analog Comparator 0
0x2	Analog Comparator 1
0x3	reserved
0x4	External (GPIO Pins)
0x5	Timer
0x6	PWM Generator 0
0x7	PWM Generator 1
0x8	PWM Generator 2
0x9	PWM Generator 3
0xF	Always (continuously sample)

Table 11.11: ADC Event Multiplexer Select (ADCEMUX)

After we select the software option bit (which is the default) in the ADCEMUX, we must use bit D3 of ADCPSSI register to start a conversion every time we want a new reading from the ADC input channel.

ADC Processor Sample Sequence Initiate (ADCPSSI)

ADC0 base: 0x4003.8000

ADC1 base: 0x4003.9000

Offset 0x02B

Type RW, reset -

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	GSYNC	reserved				SYNCWAIT	reserved									
Type	RW	RO	RO	RO	RO	RW	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	reserved												SS3	SS2	SS1	SS0
Type	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	WO	WO	WO	WO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	-	-	-	-

SSx Value	Trigger source
0	No Effect
1	Begin sampling on sample sequence x

Figure 11.25: ADC Processor Sample Sequence Initiate (ADCPSSI)

Notice that we can trigger the SS3 option only if we have enabled the SS3 in the ADCACTSS register.

Choosing V_{in} input channel

The channel selection is done through the ADCSSMUXn (n=0, 1, 2, 3) registers. For the SS3, the ADCSSMUX3 is used. Since SS3 only handles single conversion, bits 3 – 0 are used to specify the analog channel to be converted. The number of available channels in the TI Tiva TM4C123G varies among the family members. In the case of TI Tiva TM4C123GH6PM, there are 12 channels. They are designated as AIN0 (analog input 0) to AIN11 (analog input 11). Their designated pins are shown in Table 11.12.

Pin Name	Description	Pin	Pin Number
AIN0	ADC input 0	PE3	6
AIN1	ADC input 1	PE2	7
AIN2	ADC input 2	PE1	8
AIN3	ADC input 3	PE0	9
AIN4	ADC input 4	PD3	64
AIN5	ADC input 5	PD2	63
AIN6	ADC input 6	PD1	62
AIN7	ADC input 7	PD0	61
AIN8	ADC input 8	PE5	60
AIN9	ADC input 9	PE4	59
AIN10	ADC input 10	PB4	58
AIN11	ADC input 11	PB5	57

Table 11.12: Analog input pin assignment in TI Tiva TMC123GH6PM


ADC Sample Sequence Input Multiplexer Select 3 (ADCSSMUX3)

ADC0 base: 0x4003.8000

ADC1 base: 0x4003.9000

Offset 0x0A0

Type RW, reset 0x0000.0000




bit	Name	Description
0-3	MUX0	Sample Input Select

Figure 11.26: ADC Sample Sequence Input Multiplexer Select 3 (ADCSSMUX3)

Polling or interrupt


The end-of-conversion is indicated by a flag bit in the **ADCRIS** (ADC Raw Interrupt) register. Upon the completion of conversion for the SS3, the D3 bit (INR3) flag goes high. By polling this flag, we know if the conversion is complete and we can read the value in **ADCSSFIFO3** register. We can also use an interrupt to inform us that the conversion is complete but that will require us to set up the interrupt mask **ADCIM**. By default, the interrupts are not enabled.

ADC0 base: 0x4003.8000
ADC1 base: 0x4003.9000
Offset 0x004
Type RO, reset 0x0000.0000



ADC Data result

ADC0 base: 0x4003.8000
ADC1 base: 0x4003.9000
Offset 0x048
Type RO, reset -



bit	Name	Description
0-11	DATA	Conversion Result Data

Figure 11.28: ADC Sample Sequence Result FIFO 3 (ADCSSFIFO3)

Clearing end-of-conversion flag

After reading the data from the ADCSSFIFOx register, we must clear the INR3 flag bit in ADCRIS register so that we may detect another conversion complete. The raw interrupt flag in ADCRIS is cleared by writing to ADCISC (ADC Interrupt Status and Clear) register. By writing a 1 to bit 3 (IN3 bit) of ADCISC, the interrupt flag is cleared and we can do another conversion again.

sequence INR3 bits are still cleared via the ADCISC register, even if the INR3 bit is not set.

ADC Interrupt Status and Clear (ADCISC)

ADC0 base: 0x4003.8000
 ADC1 base: 0x4003.9000
 Offset 0x00C
 Type RW1C, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	reserved												DCINSS3	DCINSS2	DCINSS1	DCINSS0
Type	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	reserved												IN3	IN2	IN1	IN0
Type	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RW1C	RW1C	RW1C	RW1C
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

bit	Name	Description
0-3	INx	SSx Interrupt Status and Clear 0: No Interrupt has occurred or the interrupt is masked 1: A sample has completed conversion (the INRx bit in the ADCRIS register is set) and the MASKx bit in the ADCIM register is set, providing an interrupt to the interrupt controller. Note: This bit is cleared by writing a 1. Clearing the bit also clears the INRx bit in the ADCRIS register.
16 to 19	DCINSSx	Digital Comparator Interrupt Status on SSx 0: No Interrupt has occurred or the interrupt is masked 1: Both the INRDC bit in the ADCRIS register and the DCONSSx bit in the ADCIM register are set providing an interrupt to the interrupt controller. Note: This bit is cleared by writing a 1. Clearing the bit also clears the INRDC bit in the ADCRIS register.

Figure 11.29: ADC Interrupt Status and Clear (ADCISC)

Differential versus Single-Ended

In some applications, our interest is in the differences between two analog signal voltages (the differential voltages). Rather than converting two channels and calculate the differences between them, the Tiva TM4C123G has the option of converting the differential voltages of two analog channels. The bit 0 of

bit	Name	Description
0-3	MASKx	SSx Interrupt Mask 0: The Status of Sample Sequencer x doesn't affect the SSx Interrupt Status. 1: The raw interrupt signal from Sample Sequencer x (ADCRIS register INRx bit) is sent to the interrupt controller.
16 to 19	DCONSSx	Digital Comparator Interrupt on SSx 0: The status of the digital comparators doesn't affect the SSx interrupt status. 1: The raw Interrupt signal from digital comparators (INRDC bit in the ADCRIS register) is sent to the interrupt controller on the SSx interrupt line.

Figure 11.30: ADC Interrupt Mask (ADCIM)

V_{ref} in Tiva LaunchPad

In the TI ARM Tiva chip series, the pin for V_{ref} (+) is called VDDA (VDD analog) and V_{ref} (-) pin is called GNDA (Ground Analog). In the TI Tiva LaunchPad, the VDDA pin is connected to 3.3V, the same supply voltage as the digital part of the chip.

Even if we connect the VDDA to a separate power source other than the VDD of the chip, it cannot go beyond the VDD voltage. With V_{ref}=3.3V, we have the step size of $3.3V / 4096 = 0.8057 \text{ mV}$ since the ADC resolution is 12 bits.

Operational Procedure for ADC

Each ADC module contains four sample sequencers, **SS0** - **SS3**. Each sample can be obtained from different input sources (different channels). These sample sequencers are under the control of some control registers in the Control/Status block. The operational procedure of each ADC module includes:

1. Each ADC module must be clocked by configuring the ADC Clock Configuration (**ADCCC**) register before it works since all ADC modules share the same clock source to facilitate the synchronization of data samples between conversion units.
2. Before the ADC can start its conversion, the sample sequencers must be configured by related registers in each sample sequencer block, such as ADC Sample Sequence Input Multiplexer Select n (**ADCSSMUXn**) and ADC Sample Sequence Control n (**ADCSSCTLn**) registers.
3. Then the sample sequencers must be enabled by configuring the ADC Active Sample Sequencer (**ADCACTSS**) register. If multiple triggering events were used, the ADC Sample Sequencer Priority (**ADCSSPRI**) register must also be configured.
4. The trigger source or trigger event must be determined by configuring the ADC Event Multiplexer Select (**ADCEMUX**) register, and the sampling process must be initiated by setting up the ADC Processor Sample Sequence Initiate (**ADCPSSI**) register.
5. Optionally, one can use the ADC Peripheral Property (**ADCPP**) register to set up the resolution, include the temperature sensor, and set the ADC sample rate. Generally, you do not need to touch this register and only use the default settings of this register.
6. The ADC Trigger Source Select (**ADCTSSEL**) register is used to select a PWM generator as the trigger source when the PWM generator is used.
7. After the analog input channel and sample property have been determined by **ADCSSMUXn**, **ADCSSCTLn** registers, the ADC conversion starts. After the ADC conversion is complete, the conversion results can be obtained from the ADC Sample Sequence Result FIFO (**ADCSSFIFO**)

registers.

8. If interrupts are used for any ADC conversion, some registers in the Interrupt Control block should also be configured.

The *Hardware Averager* is used to make the ADC conversion results smoother by averaging some continuous samples. The *Digital Comparator* is used to compare the ADC conversion results with some predefined values to monitor and control the external signals.



Retrieved from "http://shukra.dese.iisc.ernet.in/wiki/index.php?title=EmSys:ADC_Programming_with_the_Tiva_TM4C123G&oldid=5712"