MIPS ISA and Single Cycle Datapath

Computer Science 104


cps 104 1

Outline of Today's Lecture

- Homework #5
- The MIPS Instruction Set
- Datapath and timing for Reg-Reg Operations
- Datapath for Logical Operations with Immediate
- Datapath for Load and Store Operations
- Datapath for Branch and Jump Operations

The MIPS Instruction Formats

° All MIPS instructions are 32 bits long. The three instruction formats:



- ° The different fields are:
 - op: operation of the instruction
 - rs, rt, rd: the source and destination register specifiers
 - · shamt: shift amount
 - funct: selects the variant of the operation in the "op" field
 - · address / immediate: address offset or immediate value
 - · target address: target address of the jump instruction

cps 104 3

The MIPS Subset (We can't implement them all!)


- ° ADD and subtract op
 - · add rd, rs, rt
 - sub rd, rs, rt
- ° OR Immediate:
 - · ori rt, rs, imm16
- 6 bits 5 bits 5 bits 5 bits 5 bits 6 bits op rt immediate


shamt

funct

- 6 bits 5 bits 5 bits 16 bits
- ° LOAD and STORE
 - · lw rt, rs, imm16
 - sw rt, rs, imm16
- ° BRANCH:
 - · beq rs, rt, imm16
- ° JUMP:
 - j target









An Abstract View of the Critical Path

- ° Register file and ideal memory:
 - The CLK input is a factor ONLY during write operation
 - · During read operation, behave as combinational logic:
 - Address valid => Output valid after "access time."



Overview of the Instruction Fetch Unit

- ° The common RTL operations
 - Fetch the Instruction: mem[PC]
 - Update the program counter:
 - Sequential Code: PC <- PC + 4
 - Branch and Jump: PC <- "something else"



RTL: The ADD Instruction

- ° add rd, rs, rt
 - mem[PC] Fetch the instruction from memory
 - R[rd] <- R[rs] + R[rt] The ADD operation
 - PC <- PC + 4 Calculate the next instruction's address

cps 104 9


RTL: The Load Instruction

- ° lw rt, rs, imm16
 - mem[PC] Fetch the instruction from memory
 - Address <- R[rs] + SignExt(imm16)

Calculate the memory address

- R[rt] <- Mem[Address] Load the data into the register
- PC <- PC + 4 Calculate the next instruction's address

RTL: The ADD Instruction



° add rd, rs, rt


• mem[PC] Fetch the instruction from memory

• R[rd] <- R[rs] + R[rt] The actual operation

• PC <- PC + 4 Calculate the next instruction's address

cps 104 11

RTL: The Subtract Instruction



 $^{\circ}$ sub rd, rs, rt


• mem[PC] Fetch the instruction from memory

• R[rd] <- R[rs] - R[rt] The actual operation

• PC <- PC + 4 Calculate the next instruction's address

Datapath for Register-Register Operations


- ° R[rd] <- R[rs] op R[rt]</p>
- Example: add rd, rs, rt
- Ra, Rb, and Rw comes from instruction's rs, rt, and rd fields
- ALUctr and RegWr: control logic after decoding the instruction fields: op and func





cps 104 13

RTL: The OR Immediate Instruction




- ° ori
- rt, rs, imm16
- Fetch the instruction from memory
- R[rt] <- R[rs] or ZeroExt(imm16)


The OR operation


• PC <- PC + 4


mem[PC]


Calculate the next instruction's address




















- ° beq rs, rt, imm16
 - mem[PC] Fetch the instruction from memory
 - Cond <- R[rs] R[rt] Calculate the branch condition
 - if (COND eq 0) Calculate the next instruction's address PC relative branches (no condition codes)
 - PC <- PC + 4 + (SignExt(imm16) x 4)
 - else
 - PC <- PC + 4





Binary Arithmetic for the Next Address

- ° In theory, the PC is a 32-bit byte address into the instruction memory:
 - Sequential operation: PC<31:0> = PC<31:0> + 4
 - Branch operation: PC<31:0> = PC<31:0> + 4 + SignExt[Imm16] * 4
- ° The magic number "4" always comes up because:
 - · The 32-bit PC is a byte address
 - · And all our instructions are 4 bytes (32 bits) long
- ° In other words:
 - The 2 LSBs of the 32-bit PC are always zeros
 - There is no reason to have hardware to keep the 2 LSBs
- ° In practice, we can simplify the hardware by using a 30-bit PC<31:2>:
 - Sequential operation: PC<31:2> = PC<31:2> + 1
 - Branch operation: PC<31:2> = PC<31:2> + 1 + SignExt[Imm16]
 - In either case: Instruction-Memory-Address = PC<31:2> concat "00"

Next Address Logic: Expensive and Fast Solution

- ° Using a 30-bit PC:
 - Sequential operation: PC<31:2> = PC<31:2> + 1
 - Branch operation: PC<31:2> = PC<31:2> + 1 + SignExt[lmm16]
 - In either case: Instruction-Memory-Address = PC<31:2> concat "00"





RTL: The Jump Instruction



- ° j target
 - mem[PC] Fetch the instruction from memory
 - PC <- PC+4<31:28> concat target<25:0> concat <00>


Calculate the next instruction's address

cps 104 25

Instruction Fetch Unit


° j target

• PC<31:2> <- PC+4<31:28> concat target<25:0>




Putting it All Together: A Single Cycle Datapath

° We have everything except control signals.



Recap: The MIPS Instruction Formats

° All MIPS instructions are 32 bits long. The three instruction formats:



- ° The different fields are:
 - op: operation of the instruction
 - rs, rt, rd: the source and destination registers specifier
 - · shamt: shift amount
 - funct: selects the variant of the operation in the "op" field
 - · address / immediate: address offset or immediate value
 - · target address: target address of the jump instruction

Recap: The MIPS Subset

6 bits

5 bits

° ADD and subtract

- add rd, rs, rt
- sub rd, rs, rt

31	26	21	16		(
	ор	rs	rt	immediate	
	6 bits	5 bits	5 bits	16 bits	

5 bits

5 bits

shamt

5 bits

funct

6 bits

° OR Imm:

- ori rt, rs, imm16
- ° LOAD and STORE
 - lw rt, rs, imm16
 - sw rt, rs, imm16
- ° BRANCH:
 - beq rs, rt, imm16


° JUMP:

• j target



cps 104 29

RTL: The ADD Instruction



- ° add rd, rs, rt
 - mem[PC]

Fetch the instruction from memory


• R[rd] <- R[rs] + R[rt]


The actual operation


• PC <- PC + 4


Calculate the next instruction's address


Instruction Fetch Unit at the Beginning of Add / Subtract * Fetch the instruction from Instruction memory: Instruction <- mem[PC]</p> • This is the same for all instructions 30 Addr<31:2> 30 PC<31:28> Addr<1:0> "00" Target 10> 1 Instruction 30 Memory 30 / 32 0 30 <u>Jump = previous</u> Instruction<31:0> Clk imm16 30 Instruction<15:0> 16 Branch = previous | Zero = previous cps 104 31

























A Summary of the Control Signals

func	func 10 0000 10 0010 We Don't Care :-)						
ор	00 0000	00 0000	00 1101	10 0011	10 1011	00 0100	00 0010
	add	sub	ori	lw	sw	beq	jump
RegDst	1	1	0	0	X	X	X
ALUSrc	0	0	1	1	1	0	X
MemtoReg	0	0	0	1	X	X	X
RegWrite	1	1	1	1	0	0	0
MemWrite	0	0	0	0	1	0	0
Branch	0	0	0	0	0	1	X
Jump	0	0	0	0	0	0	1
ExtOp	X	X	0	1	1	X	X
ALUctr<2:0>	Add	Subtract	Or	Add	Add	Subtract	XXX




The Concept of Local Decoding

ор	00 0000	00 1101	10 0011	10 1011	00 0100	00 0010
	R-type	ori	lw	sw	beq	jump
RegDst	1	0	0	X	X	X
ALUSrc	0	1	1	1	0	X
MemtoReg	0	0	1	X	X	x
RegWrite	1	1	1	0	0	0
MemWrite	0	0	0	1	0	0
Branch	0	0	0	0	1	х
Jump	0	0	0	0	0	1
ExtOp	Х	0	1	1	X	X
ALUop <n:0></n:0>	"R-type"	Or	Add	Add	Subtract	XXX



The Encoding of ALUop




- ° In this exercise, ALUop has to be 2 bits wide to represent:
 - (1) "R-type" instructions
 - "I-type" instructions that require the ALU to perform:
 - (2) Or, (3) Add, and (4) Subtract
- ° To implement the full MIPS ISA, ALUop has to be 3 bits to represent:
 - (1) "R-type" instructions
 - "I-type" instructions that require the ALU to perform:
 - (2) Or, (3) Add, (4) Subtract, and (5) And (Example: andi)

	R-type	ori	lw	sw	beq	jump
ALUop (Symbolic)	"R-type"	"R-type" Or Add Add S		Subtract	xxx	
ALUop<2:0>	1 00	0 10	0 00	0 00	0 01	XXX

cps 104 43

Decoding the "func" Field



	R-type	ori	lw	sw	beq	jump
ALUop (Symbolic)	"R-type"	Or	Add	Add	Subtract	XXX
ALUop<2:0>	1 00	0 10	0 00	0 00	0 01	xxx

	31	26	21	16	11	6	0
R-type	op		rs	rt	rd	shamt	funct

func<5:0>	Instruction Operation
10 0000	add
10 0010	subtract
10 0100	and
10 0101	or
10 1010	set-on-less-than



ALUctr<2:0>	ALU Operation
000	And
001	Or
010	Add
110	Subtract
111	Set-on-less-than

The Truth Ta	ble for	r ALL	Jctr
--------------	---------	-------	------

ALUop	R-type	ori	lw	sw	beq
(Symbolic)	"R-type"	Or	Add	Add	Subtract
ALUop<2:0>	/1 00	0 10	9 00	0.00	0 01
	7				•

funct<3:0>	Instruction Op.
,0000	add
0010	subtract
0100	and
0101	or
1010	set-on-less-than

	ALVop			fur	1C		ALU		ALUctr	
bit<2>	bit∕<1>	bit<0>/	bit<3>	bit<2>	bit<1>	bit<0>	/Operation	bit<2>	bit<1>	bit<0>
0	/ 0	0 🖍	X	X	X	X /	Add	0	1	0
0	/ x	1	х	X	X	x /	Subtract	1	1	0
0 /	1	x	х	X	X	x /	Or	0	0	1
1	X	x	0	0	0	0₺	Add	0	1	0
1	X	x	0	0	1	0	Subtract	1	1	0
1	X	X	0	1	0	0	And	0	0	0
1	X	X	0	1	0	1	Or	0	0	1
1	X	X	1	0	1	0	Set on <	1	1	1

cps 104 45

The Logic Equation for ALUctr<2>

ALUop				fui			
bit<2>	bit<1>	bit<0>	bit<3	> bit<2>	bit<1>	bit<0>	ALUctr<2>
0	X	1	Х	X	X	X	1
1	X	X	(0)	0	1	0	1
1	X	X	1	0	1	0	1

This makes func<3> a don't care

The Logic Equation for ALUctr<1>

ALUop							
bit<2>	bit<1>	bit<0>	bit<3>	bit<2>	bit<1>	bit<0>	ALUctr<1>
0	0	(0)	х	х	Х	х	1
0	x	1)	х	х	Х	х	1
1	x	X	0	0	\bigcirc	0	1
1	X	X	0	0	1	0	1
1	X	X	1/	0	1/	0	1

° ALUctr<1> = !ALUop<2> & !ALUop<1> + ALUop<2> & !func<2> & !func<0>


cps 104 47

The Logic Equation for ALUctr<0>

ALUop							
bit<2>	bit<1>	bit<0>	bit<3>	bit<2>	bit<1>	bit<0>	ALUctr<0>
0	1	X	X	X	X	X	1
1	X	X	0	1	0	1	1
1	X	X	1	0	1	0	1

- ° ALUctr<0> = !ALUop<2> & ALUop<0>
 - + ALUop<2> & !func<3> & func<2> & !func<1> & func<0>
 - + ALUop<2> & func<3> & !func<2> & func<1> & !func<0>


The ALU Control Block



- ° ALUctr<2> = !ALUop<2> & ALUop<0> +
 - ALUop<2> & !func<2> & func<1> & !func<0>
- ° ALUctr<1> = !ALUop<2> & !ALUop<1> +
 - ALUop<2> & !func<2> & !func<0>
- ° ALUctr<0> = !ALUop<2> & ALUop<0>
 - + ALUop<2> & !func<3> & func<2> & !func<1> & func<0>
 - + ALUop<2> & func<3> & !func<2> & func<1> & !func<0>

cps 104 49

The "Truth Table" for the Main Control (rotated)





ор	00 0000	00 1101	10 0011	10 1011	00 0100	00 0010
	R-type	ori	lw	sw	beq	jump
RegDst	1	0	0	X	X	X
ALUSrc	0	1	1	1	0	X
MemtoReg	0	0	1	X	X	X
RegWrite	1	1	1	0	0	0
MemWrite	0	0	0	1	0	0
Branch	0	0	0	0	1	X
Jump	0	0	0	0	0	1
ExtOp	X	0	1	1	X	X
ALUop (Symbolic)	"R-type"	Or	Add	Add	Subtract	xxx
ALUop <2>	1	0	0	0	0	X
ALUop <1>	0	1	0	0	0	X
ALUop <0>	0	0	0	0	1	Х





ор	00 0000	00 1101	10 0011	10 1011	00 0100	00 0010
	R-type	ori	lw	sw	beq	jump
RegWrite	1	1	1	0	0	0

- ° RegWrite = R-type + ori + Iw
 - = !op<5> & !op<4> & !op<3> & !op<2> & !op<1> & !op<0> (R-type)
 - + !op<5> & !op<4> & op<3> & op<2> & !op<1> & op<0> (ori)
 - + op<5> & !op<4> & !op<3> & !op<2> & op<1> & op<0> (lw)









Drawback of this Single Cycle Processor

- ° Long cycle time:
 - Cycle time must be long enough for the load instruction:

PC's Clock -to-Q +

Instruction Memory Access Time +

Register File Access Time +

ALU Delay (address calculation) +

Data Memory Access Time +

Register File Setup Time +

Clock Skew

° Cycle time is much longer than needed for all other instructions

cps 104 55

Summary

- ° What's ahead
 - Pipelined processors
 - Memory
 - Input / Output