

MIPS ISA and Single Cycle Datapath

Computer Science 104

cps 104 1


Outline of Today's Lecture

- **Homework #5**
- **The MIPS Instruction Set**
- **Datapath and timing for Reg-Reg Operations**
- **Datapath for Logical Operations with Immediate**
- **Datapath for Load and Store Operations**
- **Datapath for Branch and Jump Operations**

cps 104 2

The MIPS Instruction Formats


- ° All MIPS instructions are 32 bits long. The three instruction formats:



- ° The different fields are:
 - **op**: operation of the instruction
 - **rs, rt, rd**: the source and destination register specifiers
 - **shamt**: shift amount
 - **funct**: selects the variant of the operation in the “op” field
 - **address / immediate**: address offset or immediate value
 - **target address**: target address of the jump instruction


cps 104 3

The MIPS Subset (We can't implement them all!)




cps 104 4

An Abstract View of the Implementation



cps 104 5

Clocking Methodology




- All storage elements are clocked by the same clock edge
- Cycle Time \geq CLK-to-Q + Longest Delay Path + Setup + Clock Skew
- Longest delay path = critical path

cps 104 6


An Abstract View of the Critical Path

- Register file and ideal memory:
 - The CLK input is a factor ONLY during write operation
 - During read operation, behave as combinational logic:
 - Address valid => Output valid after “access time.”



Overview of the Instruction Fetch Unit

- The common RTL operations
 - Fetch the Instruction: $\text{mem}[\text{PC}]$
 - Update the program counter:
 - Sequential Code: $\text{PC} \leftarrow \text{PC} + 4$
 - Branch and Jump: $\text{PC} \leftarrow \text{“something else”}$



RTL: The ADD Instruction

◦ **add rd, rs, rt**

- **mem[PC]** **Fetch the instruction from memory**
- **$R[rd] \leftarrow R[rs] + R[rt]$** **The ADD operation**
- **$PC \leftarrow PC + 4$** **Calculate the next instruction's address**

cps 104 9


RTL: The Load Instruction

◦ **lw rt, rs, imm16**

- **mem[PC]** **Fetch the instruction from memory**
- **$\text{Address} \leftarrow R[rs] + \text{SignExt}(\text{imm16})$** **Calculate the memory address**
- **$R[rt] \leftarrow \text{Mem}[\text{Address}]$** **Load the data into the register**
- **$PC \leftarrow PC + 4$** **Calculate the next instruction's address**

cps 104 10

RTL: The ADD Instruction




◦ **add rd, rs, rt**

- **mem[PC]** **Fetch the instruction from memory**
- **$R[rd] \leftarrow R[rs] + R[rt]$** **The actual operation**
- **$PC \leftarrow PC + 4$** **Calculate the next instruction's address**

cps 104 11

RTL: The Subtract Instruction




◦ **sub rd, rs, rt**

- **mem[PC]** **Fetch the instruction from memory**
- **$R[rd] \leftarrow R[rs] - R[rt]$** **The actual operation**
- **$PC \leftarrow PC + 4$** **Calculate the next instruction's address**

cps 104 12


Datapath for Register-Register Operations

- $R[rd] \leftarrow R[rs] \text{ op } R[rt]$ Example: add rd, rs, rt
 - **Ra, Rb, and Rw** comes from instruction's **rs, rt, and rd** fields
 - **ALUctr** and **RegWr**: control logic after decoding the instruction fields: **op** and **func**




cps 104 13

RTL: The OR Immediate Instruction



◦ **ori rt, rs, imm16**


- **mem[PC]** Fetch the instruction from memory
- **$R[rt] \leftarrow R[rs] \text{ or } \text{ZeroExt}(\text{imm16})$** The OR operation
- **$PC \leftarrow PC + 4$** Calculate the next instruction's address



cps 104 14


Datapath for Logical Operations with Immediate

- ° `R[rt] <- R[rs] op ZeroExt[imm16]` Example: `ori rt, rs, imm16`




cps 104 15

RTL: The Load Instruction




- **mem[PC]** **Fetch the instruction from memory**
- **Address <- R[rs] + SignExt(imm16)** **Calculate the memory address**
 R[rt] <- Mem[Address] **Load the data into the register**
- **PC <- PC + 4** **Calculate the next instruction's address**




cps 104 16

Datapath for Load Operations

- $R[rt] \leftarrow \text{Mem}[R[rs] + \text{SignExt}[\text{imm16}]]$ **Example: lw rt, rs, imm16**



RTL: The Store Instruction




- **sw rt, rs, imm16**

- `mem[PC]` **Fetch the instruction from memory**
- `Address <- R[rs] + SignExt(imm16)` **Calculate the memory address**
- `Mem[Address] <- R[rt]` **Store the register into memory**
- `PC <- PC + 4` **Calculate the next instruction's address**


Datapath for Store Operations

- $\text{Mem}[\text{R}[\text{rs}] + \text{SignExt}[\text{imm16}]] \leftarrow \text{R}[\text{rt}]$ Example: **sw** **rt, rs, imm16**



cps 104 19

RTL: The Branch Instruction



- **beq** **rs, rt, imm16**


- **mem[PC]** Fetch the instruction from memory
- **Cond <- R[rs] - R[rt]** Calculate the branch condition
- **if (COND eq 0)** Calculate the next instruction's address
 PC relative branches (no condition codes)
 - **PC <- PC + 4 + (SignExt(imm16) x 4)**
- **else**
 - **PC <- PC + 4**

cps 104 20

Datapath for Branch Operations

◦ **beq rs, rt, imm16**

We need to compare Rs and Rt!




Binary Arithmetic for the Next Address

- In theory, the PC is a 32-bit byte address into the instruction memory:
 - Sequential operation: $PC\langle 31:0 \rangle = PC\langle 31:0 \rangle + 4$
 - Branch operation: $PC\langle 31:0 \rangle = PC\langle 31:0 \rangle + 4 + \text{SignExt}[\text{Imm16}] * 4$
- The magic number “4” always comes up because:
 - The 32-bit PC is a byte address
 - And all our instructions are 4 bytes (32 bits) long
- In other words:
 - The 2 LSBs of the 32-bit PC are always zeros
 - There is no reason to have hardware to keep the 2 LSBs
- In practice, we can simplify the hardware by using a 30-bit $PC\langle 31:2 \rangle$:
 - Sequential operation: $PC\langle 31:2 \rangle = PC\langle 31:2 \rangle + 1$
 - Branch operation: $PC\langle 31:2 \rangle = PC\langle 31:2 \rangle + 1 + \text{SignExt}[\text{Imm16}]$
 - In either case: **Instruction-Memory-Address** = $PC\langle 31:2 \rangle$ concat “00”

Next Address Logic: Expensive and Fast Solution


◦ Using a 30-bit PC:

- Sequential operation: $PC\langle 31:2 \rangle = PC\langle 31:2 \rangle + 1$
- Branch operation: $PC\langle 31:2 \rangle = PC\langle 31:2 \rangle + 1 + \text{SignExt}[\text{Imm16}]$
- In either case: **Instruction-Memory-Address** = $PC\langle 31:2 \rangle$ concat "00"




cps 104 23

Next Address Logic



cps 104 24

RTL: The Jump Instruction



- **j** target


- **mem[PC]** **Fetch the instruction from memory**
- **PC <- PC+4<31:28> concat target<25:0> concat <00>**
 Calculate the next instruction's address

cps 104 25

Instruction Fetch Unit

- **j** target


- `PC<31:2> <- PC+4<31:28> concat target<25:0>`



cps 104 26

Putting it All Together: A Single Cycle Datapath

- We have everything except **control signals**.




cps 104 27


Recap: The MIPS Instruction Formats

- All MIPS instructions are 32 bits long. The three instruction formats:


- R-type



- I-type



- J-type



- The different fields are:


- **op**: operation of the instruction
- **rs, rt, rd**: the source and destination registers specifier
- **shamt**: shift amount
- **funct**: selects the variant of the operation in the “op” field
- **address / immediate**: address offset or immediate value
- **target address**: target address of the jump instruction

cps 104 28

Recap: The MIPS Subset


- **ADD and subtract**

- **add rd, rs, rt**
- **sub rd, rs, rt**



- **OR Imm:**

- **ori rt, rs, imm16**



- **LOAD and STORE**


- **lw rt, rs, imm16**
- **sw rt, rs, imm16**

- **BRANCH:**

- **beq rs, rt, imm16**


- **JUMP:**

- **j target**



cps 104 29

RTL: The ADD Instruction



- **add rd, rs, rt**

- **mem[PC]**

Fetch the instruction from memory

- **R[rd] <- R[rs] + R[rt]**

The actual operation

- **PC <- PC + 4**


Calculate the next instruction's address

cps 104 30

Instruction Fetch Unit at the Beginning of Add / Subtract


Fetch the instruction from Instruction memory: $\text{Instruction} \leftarrow \text{mem}[\text{PC}]$

- This is the same for all instructions




cps 104 31

The Single Cycle Datapath during Add and Subtract



$R[\text{rd}] \leftarrow R[\text{rs}] \pm R[\text{rt}]$




cps 104 32

Instruction Fetch Unit at the End of Add and Subtract


- `PC <- PC + 4`

- This is the same for all instructions except: Branch and Jump




cps 104 33

The Single Cycle Datapath during Or Immediate




- `R[rt] <- R[rs] or ZeroExt[Imm16]`




cps 104 34

The Single Cycle Datapath during Load




° $R[rt] \leftarrow \text{Data Memory} \{R[rs] + \text{SignExt}[imm16]\}$




cps 104 35

The Single Cycle Datapath during Store (fill it in)




° $\text{Data Memory} \{R[rs] + \text{SignExt}[imm16]\} \leftarrow R[rt]$




cps 104 36


The Single Cycle Datapath during Branch



Instruction Fetch Unit at the End of Branch




The Single Cycle Datapath during Jump



cps 104 39


Instruction Fetch Unit at the End of Jump



cps 104 40

A Summary of the Control Signals


func	10 0000	10 0010	We Don't Care :-)				
op	00 0000	00 0000	00 1101	10 0011	10 1011	00 0100	00 0010
	add	sub	ori	lw	sw	beq	jump
RegDst	1	1	0	0	x	x	x
ALUSrc	0	0	1	1	1	0	x
MemtoReg	0	0	0	1	x	x	x
RegWrite	1	1	1	1	0	0	0
MemWrite	0	0	0	0	1	0	0
Branch	0	0	0	0	0	1	x
Jump	0	0	0	0	0	0	1
ExtOp	x	x	0	1	1	x	x
ALUctr<2:0>	Add	Subtract	Or	Add	Add	Subtract	xxx



cps 104 41


The Concept of Local Decoding

op	00 0000	00 1101	10 0011	10 1011	00 0100	00 0010
	R-type	ori	lw	sw	beq	jump
RegDst	1	0	0	x	x	x
ALUSrc	0	1	1	1	0	x
MemtoReg	0	0	1	x	x	x
RegWrite	1	1	1	0	0	0
MemWrite	0	0	0	1	0	0
Branch	0	0	0	0	1	x
Jump	0	0	0	0	0	1
ExtOp	x	0	1	1	x	x
ALUop<N:0>	"R-type"	Or	Add	Add	Subtract	xxx



cps 104 42

The Encoding of ALUop




- In this exercise, ALUop has to be 2 bits wide to represent:
 - (1) “R-type” instructions
 - “I-type” instructions that require the ALU to perform:
 - (2) Or, (3) Add, and (4) Subtract
- To implement the full MIPS ISA, ALUop has to be 3 bits to represent:
 - (1) “R-type” instructions
 - “I-type” instructions that require the ALU to perform:
 - (2) Or, (3) Add, (4) Subtract, and (5) And (Example: andi)


	R-type	ori	lw	sw	beq	jump
ALUop (Symbolic)	“R-type”	Or	Add	Add	Subtract	xxx
ALUop<2:0>	1 00	0 10	0 00	0 00	0 01	xxx

cps 104 43


Decoding the “func” Field



	R-type	ori	lw	sw	beq	jump
ALUop (Symbolic)	“R-type”	Or	Add	Add	Subtract	xxx
ALUop<2:0>	1 00	0 10	0 00	0 00	0 01	xxx



func<5:0>	Instruction Operation
10 0000	add
10 0010	subtract
10 0100	and
10 0101	or
10 1010	set-on-less-than



ALUctr<2:0>	ALU Operation
000	And
001	Or
010	Add
110	Subtract
111	Set-on-less-than

cps 104 44

The Truth Table for ALUctr

ALUop (Symbolic)	R-type	ori	lw	sw	beq
ALUop<2:0>	1 00	0 10	0 00	0 00	0 01

func<3:0>	Instruction Op.
0000	add
0010	subtract
0100	and
0101	or
1010	set-on-less-than

ALUop			func				ALU Operation	ALUctr		
bit<2>	bit<1>	bit<0>	bit<3>	bit<2>	bit<1>	bit<0>		bit<2>	bit<1>	bit<0>
0	0	0	x	x	x	x	Add	0	1	0
0	x	1	x	x	x	x	Subtract	1	1	0
0	1	x	x	x	x	x	Or	0	0	1
1	x	x	0	0	0	0	Add	0	1	0
1	x	x	0	0	1	0	Subtract	1	1	0
1	x	x	0	1	0	0	And	0	0	0
1	x	x	0	1	0	1	Or	0	0	1
1	x	x	1	0	1	0	Set on <	1	1	1

cps 104 45

The Logic Equation for ALUctr<2>

ALUop			func				ALUctr<2>
bit<2>	bit<1>	bit<0>	bit<3>	bit<2>	bit<1>	bit<0>	
0	x	1	x	x	x	x	1
1	x	x	0	0	1	0	1
1	x	x	1	0	1	0	1

This makes func<3> a don't care

$$\text{ALUctr<2>} = \text{!ALUop<2>} \& \text{ALUop<0>} + \text{ALUop<2>} \& \text{!func<2>} \& \text{func<1>} \& \text{!func<0>}$$

cps 104 46

The Logic Equation for ALUctr<1>

ALUop			func				ALUctr<1>
bit<2>	bit<1>	bit<0>	bit<3>	bit<2>	bit<1>	bit<0>	
0	0	0	x	x	x	x	1
0	x	1	x	x	x	x	1
1	x	x	0	0	0	0	1
1	x	x	0	0	1	0	1
1	x	x	1	0	1	0	1

$$\circ \text{ALUctr<1>} = \text{!ALUop<2>} \& \text{!ALUop<1>} + \text{ALUop<2>} \& \text{!func<2>} \& \text{!func<0>}$$

cps 104 47


The Logic Equation for ALUctr<0>

ALUop			func				ALUctr<0>
bit<2>	bit<1>	bit<0>	bit<3>	bit<2>	bit<1>	bit<0>	
0	1	x	x	x	x	x	1
1	x	x	0	1	0	1	1
1	x	x	1	0	1	0	1

$$\circ \text{ALUctr<0>} = \text{!ALUop<2>} \& \text{ALUop<0>} + \text{ALUop<2>} \& \text{!func<3>} \& \text{func<2>} \& \text{!func<1>} \& \text{func<0>} + \text{ALUop<2>} \& \text{func<3>} \& \text{!func<2>} \& \text{func<1>} \& \text{!func<0>}$$

cps 104 48


The ALU Control Block



- $ALUctr<2> = !ALUOp<2> \& ALUOp<0> + ALUOp<2> \& !func<2> \& func<1> \& !func<0>$
- $ALUctr<1> = !ALUOp<2> \& !ALUOp<1> + ALUOp<2> \& !func<2> \& !func<0>$
- $ALUctr<0> = !ALUOp<2> \& ALUOp<0> + ALUOp<2> \& !func<3> \& func<2> \& !func<1> \& func<0> + ALUOp<2> \& func<3> \& !func<2> \& func<1> \& !func<0>$

cps 104 49

The “Truth Table” for the Main Control (rotated)



op	00 0000	00 1101	10 0011	10 1011	00 0100	00 0010
	R-type	ori	lw	sw	beq	jump
RegDst	1	0	0	x	x	x
ALUSrc	0	1	1	1	0	x
MemtoReg	0	0	1	x	x	x
RegWrite	1	1	1	0	0	0
MemWrite	0	0	0	1	0	0
Branch	0	0	0	0	1	x
Jump	0	0	0	0	0	1
ExtOp	x	0	1	1	x	x
ALUOp (Symbolic)	“R-type”	Or	Add	Add	Subtract	xxx
ALUOp <2>	1	0	0	0	0	x
ALUOp <1>	0	1	0	0	0	x
ALUOp <0>	0	0	0	0	1	x

cps 104 50

The “Truth Table” for RegWrite


op	00 0000	00 1101	10 0011	10 1011	00 0100	00 0010
	R-type	ori	lw	sw	beq	jump
RegWrite	1	1	1	0	0	0

° $\text{RegWrite} = \text{R-type} + \text{ori} + \text{lw}$

$= !\text{op}<5> \& !\text{op}<4> \& !\text{op}<3> \& !\text{op}<2> \& !\text{op}<1> \& !\text{op}<0>$ (R-type)


$+ !\text{op}<5> \& !\text{op}<4> \& \text{op}<3> \& \text{op}<2> \& !\text{op}<1> \& \text{op}<0>$ (ori)

$+ \text{op}<5> \& !\text{op}<4> \& !\text{op}<3> \& !\text{op}<2> \& \text{op}<1> \& \text{op}<0>$ (lw)




cps 104 51

Implementation of the Main Control




cps 104 52

Putting it All Together: A Single Cycle Processor



cps 104 53

Worst Case Timing: lw \$1, \$2(offset)



cps 104 54

Drawback of this Single Cycle Processor

- Long cycle time:
 - Cycle time must be long enough for the load instruction:
PC's Clock -to-Q +
Instruction Memory Access Time +
Register File Access Time +
ALU Delay (address calculation) +
Data Memory Access Time +
Register File Setup Time +
Clock Skew
- Cycle time is much longer than needed for all other instructions

cps 104 55

Summary

- What's ahead
 - Pipelined processors
 - Memory
 - Input / Output

cps 104 56