

R7
0R
nIOSEL
J2
SLOT0
+12V
A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 A10 A11 A12 A13 A14 A15
D0 D1 D2 D3 D4 D5 D6 D7
nDEVSEL0
PHI0
PHI1
2MHz
7MHz
RnW
nIOSTRB
RDY
nRES
nIRQ
nNMI
-12V
-5V
+5V
GND
J3
SLOT1
nDEVSEL1
J4
POWER IN
J1
BUS
SYNQ
nSLOW0
nSLOW1
nVP
nBUSRQ
SYSCLK
CPU_CLK
C6
47uF
C8
100nF
Apple II Pin out taken from
https://allpinouts.org/pinouts/connectors/buses/apple-ii-slot/
7MHz won't be 7MHz most likely 6MHz
Address Range for Selects changed from Apple II
nIOSEL. Active when page $An gets accessed. N.C. on slot 0
nIOSTRV. Active when $A800 and $AFFF gets accessed
nDEVSEL. Active when $AFnX gets accessed; n - Slot#+8
CPU_CLK is the stretched
version of CLK.
Use nSLOW0 and nSLOW1 to
slow the clock down
U1
ATF1502AS
TDI
TMS
TCK
TDO
D1
1N4148
D4
1N4148
D2
LED
D5
LED
R1
470R
R2
470R
SPI2
J5
Conn_02x05_Odd_Even
H3
H4
H5
H6
Sheet: /
File: PC6502-AIISLOT.kicad_sch
Title:
Size: A4
Date:
Rev:
KiCad E.D.A. 9.0.3
Id: 1/1