

# PUSH-PULL FOUR CHANNEL DRIVER WITH DIODES


- 600mA OUTPUT CURRENT CAPABILITY PER CHANNEL
- 1.2A PEAK OUTPUT CURRENT (non repetitive) PER CHANNEL
- ENABLE FACILITY
- OVERTEMPERATURE PROTECTION
- LOGICAL "0" INPUT VOLTAGE UP TO 1.5 V (HIGH NOISE IMMUNITY)
- INTERNAL CLAMP DIODES

#### **DESCRIPTION**

The Device is a monolithic integrated high voltage, high current four channel driver designed to accept standard DTL or TTL logic levels and drive inductive loads (such as relays solenoides, DC and stepping motors) and switching power transistors.

To simplify use as two bridges each pair of channels is equipped with an enable input. A separate supply input is provided for the logic, allowing operation at a lower voltage and internal clamp diodes are included.


This device is suitable for use in switching applications at frequencies up to 5 kHz.



The L293D is assembled in a 16 lead plastic packaage which has 4 center pins connected together and used for heatsinking

The L293DD is assembled in a 20 lead surface mount which has 8 center pins connected together and used for heatsinking.

#### **BLOCK DIAGRAM**






### **ABSOLUTE MAXIMUM RATINGS**

| Symbol                            | Parameter  | Value       | Unit |
|-----------------------------------|--|-------------|------|
| Vs                                | Supply Voltage                                       | 36          | V    |
| V <sub>SS</sub>                   | Logic Supply Voltage                                 | 36          | V    |
| V <sub>i</sub>                    | Input Voltage  | 7           | V    |
| V <sub>en</sub>                   | Enable Voltage                                       | 7           | V    |
| I <sub>o</sub>                    | Peak Output Current (100 μs non repetitive)          | 1.2         | Α    |
| P <sub>tot</sub>                  | Total Power Dissipation at T <sub>pins</sub> = 90 °C | 4           | W    |
| T <sub>stg</sub> , T <sub>j</sub> | Storage and Junction Temperature                     | - 40 to 150 | °C   |

### PIN CONNECTIONS (Top view)



# THERMAL DATA

| Symbol                 | Decription                               | DIP | so     | Unit |
|------------------------|--|-----|--------|------|
| R <sub>th j-pins</sub> | Thermal Resistance Junction-pins max.    | _   | 14     | °C/W |
| R <sub>th j-amb</sub>  | Thermal Resistance junction-ambient max. | 80  | 50 (*) | °C/W |
| R <sub>th j-case</sub> | Thermal Resistance Junction-case max.    | 14  | -      |      |

<sup>(\*)</sup> With 6sq. cm on board heatsink.



**ELECTRICAL CHARACTERISTICS** (for each channel,  $V_S = 24 \text{ V}$ ,  $V_{SS} = 5 \text{ V}$ ,  $T_{amb} = 25 \,^{\circ}\text{C}$ , unless otherwise specified)

| Symbol                | Parameter   | Test Conditions   | Min.            | Тур. | Max.            | Unit |
|-----------------------|---|---|-----------------|------|-----------------|------|
| Vs                    | Supply Voltage (pin 10)                                 |   | V <sub>SS</sub> |      | 36              | V    |
| $V_{SS}$              | Logic Supply Voltage (pin 20)                           |   | 4.5             |      | 36              | V    |
| I <sub>S</sub>        | Total Quiescent Supply Current                          | $V_i = L$ ; $I_O = 0$ ; $V_{en} = H$  |                 | 2    | 6               | mA   |
|                       | (pin 10)  | $V_i = H$ ; $I_O = 0$ ; $V_{en} = H$  |                 | 16   | 24              | mA   |
|                       |   | V <sub>en</sub> = L   |                 |      | 4               | mA   |
| I <sub>SS</sub>       | Total Quiescent Logic Supply                            | $V_i = L$ ; $I_O = 0$ ; $V_{en} = H$  |                 | 44   | 60              | mΑ   |
|                       | Current (pin 20)  | $V_i = H$ ; $I_O = 0$ ; $V_{en} = H$  |                 | 16   | 22              | mΑ   |
|                       |   | V <sub>en</sub> = L   |                 | 16   | 24              | mA   |
| $V_{IL}$              | Input Low Voltage (pin 2, 9, 12, 19)                    |   | -0.3            |      | 1.5             | V    |
| V <sub>IH</sub>       | Input High Voltage (pin 2, 9,                           | V <sub>SS</sub> ≤ 7 V   | 2.3             |      | V <sub>SS</sub> | V    |
|                       | 12, 19)   | V <sub>SS</sub> > 7 V   | 2.3             |      | 7               | V    |
| I <sub>IL</sub>       | Low Voltage Input Current (pin 2, 9, 12, 19)            | V <sub>IL</sub> = 1.5 V   |                 |      | - 10            | μА   |
| Іін                   | High Voltage Input Current (pin 2, 9, 12, 19)           | $2.3 \text{ V} \le \text{V}_{IH} \le \text{V}_{SS} - 0.6 \text{ V}$                 |                 | 30   | 100             | μА   |
| V <sub>en L</sub>     | Enable Low Voltage (pin 1, 11)                          |   | -0.3            |      | 1.5             | V    |
| V <sub>en H</sub>     | Enable High Voltage (pin 1, 11)                         | V <sub>SS</sub> ≤ 7 V   | 2.3             |      | V <sub>SS</sub> | V    |
|                       |   | V <sub>SS</sub> > 7 V   | 2.3             |      | 7               | V    |
| l <sub>en L</sub>     | Low Voltage Enable Current (pin 1, 11)                  | V <sub>en L</sub> = 1.5 V   |                 | - 30 | - 100           | μА   |
| l <sub>en H</sub>     | High Voltage Enable Current (pin 1, 11)                 | $2.3~\text{V} \leq \text{V}_{\text{en H}} \leq \text{V}_{\text{SS}} - 0.6~\text{V}$ |                 |      | ± 10            | μА   |
| V <sub>CE(sat)H</sub> | Source Output Saturation<br>Voltage (pins 3, 8, 13, 18) | I <sub>O</sub> = - 0.6 A  |                 | 1.4  | 1.8             | V    |
| V <sub>CE(sat)L</sub> | Sink Output Saturation Voltage (pins 3, 8, 13, 18)      | I <sub>O</sub> = + 0.6 A  |                 | 1.2  | 1.8             | V    |
| V <sub>F</sub>        | Clamp Diode Forward Voltage                             | I <sub>O</sub> = 600nA  |                 | 1.3  |                 | V    |
| t <sub>r</sub>        | Rise Time (*)   | 0.1 to 0.9 V <sub>O</sub>   |                 | 250  |                 | ns   |
| t <sub>f</sub>        | Fall Time (*)   | 0.9 to 0.1 V <sub>O</sub>   |                 | 250  |                 | ns   |
| t <sub>on</sub>       | Turn-on Delay (*)                                       | 0.5 V <sub>i</sub> to 0.5 V <sub>O</sub>  |                 | 750  |                 | ns   |
| t <sub>off</sub>      | Turn-off Delay (*)                                      | 0.5 V <sub>i</sub> to 0.5 V <sub>O</sub>  |                 | 200  |                 | ns   |

<sup>(\*)</sup> See fig. 1.



## **TRUTH TABLE (one channel)**

| Input | Enable (*) | Output |
|-------|------------|--------|
| Н     | Н          | Н      |
| L     | Н          | L      |
| Н     | L          | Z      |
| L     | L          | Z      |

Z = High output impedance

Figure 1: Switching Times





Figure 2: Junction to ambient thermal resistance vs. area on board heatsink (SO12+4+4 package)



<sup>(\*)</sup> Relative to the considered channel