

What @(posedge clk) Means

- @ = "sensitive to"
- posedge = "positive edge" (rising edge, $0 \rightarrow 1$ transition)
- clk = the signal to watch

Translation: "Execute this block whenever clk transitions from 0 to 1"

Corrected Code

```
module d_flip_flop(
    input wire clk,
    input wire reset,
    input wire d,
    output reg q
);

    always @(posedge clk) begin
        if (reset)
            q <= 0;
        else
            q <= d;
    end

endmodule
```

Port Ordering Convention (Minor)

Your order:

```
input wire d,
input wire clk,
input wire reset,
```

Industry convention (better):

```
input wire clk,        // ← Clock first
input wire reset,      // ← Reset second
input wire d,          // ← Data signals last
```

You're Right. Let me Slow Down and Explain Properly.

D Flip-Flop Testbench - Line by Line Explanation

```
module tb_d_ff;
```

What: Start of the testbench module.

Why: Testbenches are modules too, but with no ports (nothing connects to them from outside).

```
    reg clk, d, reset;
```

What: Declare three signals as reg type.

Why: These are inputs TO the flip-flop. We control them (set their values), so they must be reg.

Think of it like: These are knobs/switches we turn in our test setup.

```
    wire q;
```

What: Declare one signal as wire type.

Why: This is the output FROM the flip-flop. We just observe it (we don't set it), so it's wire.

Think of it like: This is a display/LED that shows us what the flip-flop is doing.

```
    d_flip_flop dut(
        .clk(clk),
        .reset(reset),
        .d(d),
        .q(q)
    );
```

What: Create an instance of your flip-flop design.

Why: This "plugs in" your flip-flop so we can test it.

dut = "Design Under Test" (common name for the thing you're testing)

The connections:

- .clk(clk) means: "Connect the flip-flop's clk port to our testbench signal clk"
- .reset(reset) means: "Connect the flip-flop's reset port to our testbench signal reset"
- Same for d and q

Think of it like: You bought a chip (your flip-flop), now you're wiring it up on a breadboard.

```
// Clock generation (automatic toggling)
```

```

initial begin

    clk = 0;

    forever #5 clk = ~clk;

end

```

This is Block #1 - The Clock Generator

Let me break this down:

```

initial begin

```

What: Start a block that runs once when simulation starts (at time 0).

Why: We need to set up the clock.

```

    clk = 0;

```

What: Set clock to 0 at the very beginning.

Why: Clock needs a starting value.

When: Time = 0

```

    forever #5 clk = ~clk;

```

This is the magic line. Let me explain slowly:

forever = "Loop forever, never stop"

#5 = "Wait 5 time units"

clk = ~clk; = "Set clk to the opposite of what it currently is"

- If clk = 0, then ~clk = 1, so clk becomes 1
- If clk = 1, then ~clk = 0, so clk becomes 0

What happens:

```

Time 0:  clk = 0                (we set it)
Time 5:  clk = ~0 = 1          (forever loop: wait 5, flip it)
Time 10: clk = ~1 = 0          (forever loop: wait 5, flip it)
Time 15: clk = ~0 = 1          (forever loop: wait 5, flip it)
Time 20: clk = ~1 = 0          (forever loop: wait 5, flip it)
...forever...

```

Result: Clock oscillates automatically!

```

Time:  0   5   10  15  20  25  30
clk:   0   1   0   1   0   1   0

```


clk = 0 (from Block #1)
reset = 1 (we just set it)
d = 0 (we just set it)
q = ? (unknown, flip-flop hasn't done anything yet)

#10;

What: Wait 10 time units.

Why: Give time for a clock edge to happen and flip-flop to respond.

When: From time 0 to time 10.

During this wait, what happens:

Time 0: clk=0, reset=1, d=0, q=?

Time 5: clk=1 ← RISING EDGE! Flip-flop sees reset=1, so q becomes 0

Time 10: clk=0, reset=1, d=0, q=0

The flip-flop only "looks" at inputs on the rising edge (time 5).

```
$display("%4t | %b | %b | %b | %b", $time, clk, d, reset, q);
```

What: Print the current values.

When: Time 10.

Output: 10 | 0 | 0 | 1 | 0

Why clk=0? Because at time 10, clock is in the low phase (see the timeline above).

```
// Release reset
```

```
reset = 0; d = 0;
```

```
#10;
```

```
$display("%4t | %b | %b | %b | %b", $time, clk, d, reset, q);
```

What: Change reset to 0, keep d at 0, wait 10 more time units, then print.

Timeline:

Time 10: reset=0, d=0 (we just set these)

Time 15: clk rises ← Flip-flop sees reset=0, d=0, so q stays 0

Time 20: Print shows: q=0

```
// Change d to 1
```

```
d = 1;
```

```
#10;
```

```
$display("%4t | %b | %b | %b | %b", $time, clk, d, reset, q);
```

What: Change d to 1, wait 10, print.

Timeline:

Time 20: d=1 (we just set it)

Time 25: clk rises ← Flip-flop sees d=1, so q becomes 1

Time 30: Print shows: q=1

Key insight: Even though we changed d at time 20, q didn't change until the clock edge at time 25. **This is sequential logic - changes happen on clock edges, not immediately.**

```
// Keep d at 1
```

```
#10;
```

```
$display("%4t | %b | %b | %b | %b", $time, clk, d, reset, q);
```

What: Don't change anything, just wait and print.

Why: To show that q **holds** its value (memory).

Timeline:

Time 30: d=1, q=1

Time 35: clk rises, d still 1, so q stays 1

Time 40: Print shows: q=1

```
// Change d to 0
```

```
d = 0;
```

```
#10;
```

```
$display("%4t | %b | %b | %b | %b", $time, clk, d, reset, q);
```

What: Change d to 0, wait, print.

Timeline:

Time 40: d=0 (we just set it)

Time 45: clk rises, flip-flop sees d=0, so q becomes 0

Time 50: Print shows: q=0

```
// Test reset

reset = 1;

#10;

$display("%4t | %b | %b | %b | %b", $time, clk, d, reset, q);
```

What: Activate reset again, wait, print.

Why: Verify reset still works.

```
$finish;

end
```

What: End the simulation.

Why: Without this, simulation would run forever (because Block #1's clock never stops).

The Big Picture - Both Blocks Together

Imagine this physically:

Block #1 (Clock):

A machine that flips a switch ON-OFF-ON-OFF... forever

Time: 0-5-10-15-20-25-30...

Clk: 0-1-0 -1 -0 -1 -0...

Block #2 (Test):

You, the tester, at specific moments:

- Time 0: Set reset=1, d=0
- Time 10: Set reset=0
- Time 20: Set d=1
- Time 30: (do nothing, observe)
- Time 40: Set d=0

- Time 50: Set reset=1
- Time 60: Stop test

The flip-flop:

Sitting between these, responding ONLY when clock rises:

- Looks at reset and d
 - Updates q accordingly
 - Holds q value until next clock edge
-

Key Concepts

1. Two initial Blocks Run in Parallel

- One generates clock (never stops)
- One applies test inputs (stops with \$finish)

2. Sequential Timing

- Inputs can change anytime
- Output (q) only changes on clock edges
- Between edges, q holds its value (memory!)

3. #10 is "Wait"

- Pauses this block for 10 time units
 - Doesn't stop the clock block
 - Doesn't stop simulation time
-

Does This Make Sense Now?

Before moving on, tell me:

1. Do you understand why we have two initial blocks?
2. Do you understand what forever #5 clk = ~clk does?
3. Do you understand why q only changes at certain times (clock edges)?

Answer these, and I'll know if you're ready to continue or if I need to explain more.

Take your time. No rush.

Excellent Questions. Let me Answer Each One Clearly.

Question 1: What Type of Reset is This?

always @(posedge clk) begin


```

    if (reset)
        q <= 0;
    else
        q <= d;
end

```

Answer: This is SYNCHRONOUS RESET (also called "synchronous clear")

Let me explain the types:

Types of Reset in Flip-Flops

1. Synchronous Reset (what we built)

```

always @(posedge clk) begin

```

```

    if (reset)
        q <= 0; // Clear
    else
        q <= d;

```

```

end

```

How it works:

- Reset is checked **only on clock edges**
- Even if reset=1, q won't change until the next clock edge
- Reset is synchronized with the clock

Timeline example:

Time: 0 5 10 15 20

clk: 0 1 0 1 0

↑ ↑

reset: 0 1 1 1 1

q: 1 1 0 0 0 ← q changes only on clock edges

Use case: Most FPGA designs, safer, easier timing closure

2. Asynchronous Reset (different design)

```

always @(posedge clk or posedge reset) begin

```

```

    if (reset)
        q <= 0;
    else
        q <= d;
end

```

Key difference: @(posedge clk or posedge reset)

- Notice **TWO** signals in sensitivity list
- Reset works **immediately**, doesn't wait for clock

How it works:

- If reset goes high, q becomes 0 **instantly**
- Doesn't wait for clock edge
- Independent of clock

Timeline example:

Time: 0 5 10 15 20

clk: 0 1 0 1 0

reset: 0 0 1 1 0

↑ ↑

q: 1 1 0 0 0 ← q changes immediately at time 10

Use case: ASIC designs, power-on reset, emergency stop

Preset vs Clear

Clear (Reset): Forces output to 0

```

if (reset)
    q <= 0; // Clear

```

Preset (Set): Forces output to 1

```

if (preset)
    q <= 1; // Preset

```

Our design has CLEAR only (reset to 0).

Summary Table

Type	Sensitivity	When it acts	Code
Synchronous Reset	@(posedge clk)	On clock edge	if (reset) q <= 0;
Asynchronous Reset	@(posedge clk or posedge reset)	Immediately	if (reset) q <= 0;
Preset	Either	Depends	if (preset) q <= 1;

We built: Synchronous Reset (Clear)

Question 2: Why Initialize reset=1, d=0, Then Only Change d?

Let me explain the testing strategy step by step:

Test Plan (What We're Verifying)

We want to test:

1. ✓ Does reset work? (force q to 0)
2. ✓ Can flip-flop store a 0? (d=0 → q=0)
3. ✓ Can flip-flop store a 1? (d=1 → q=1)
4. ✓ Does q hold its value? (memory)
5. ✓ Can we change stored value? (d=1→0, d=0→1)
6. ✓ Does reset still work after storing data?

Step-by-Step Test Sequence

Step 1: Start with reset=1, d=0

```
reset = 1; d = 0;
```

```
#10;
```

Why both?

- reset=1: Testing reset functionality (priority test)
- d=0: Doesn't matter what d is when reset is active, but we set it to something known

What we're testing: "Does reset force q to 0?"

Expected: q=0 (regardless of d)

Timeline:

Time 0: Set reset=1, d=0

Time 5: Clock edge → flip-flop sees reset=1 → q becomes 0

Time 10: Check: q should be 0 ✓

Step 2: Release reset, keep d=0

```
reset = 0; d = 0;
```

```
#10;
```

Why change reset but not d?

- We're testing: "With reset off, can flip-flop store d=0?"
- Changing one thing at a time (good testing practice)

What we're testing: "Does flip-flop correctly store 0?"

Expected: q=0

Timeline:

Time 10: Set reset=0, d=0

Time 15: Clock edge → reset=0, d=0 → q becomes 0

Time 20: Check: q should be 0 ✓

Step 3: Change d to 1, keep reset=0

```
d = 1;
```

```
#10;
```

Why change d now?

- Testing: "Can flip-flop store 1?"
- We already know reset works, now test data storage

What we're testing: "Does flip-flop capture d=1?"

Expected: q=1

Timeline:

Time 20: Set d=1 (reset still 0)

Time 25: Clock edge → d=1 → q becomes 1

Time 30: Check: q should be 1 ✓

Step 4: Keep everything same

```
#10; // Just wait, don't change anything
```

Why do nothing?

- Testing: "Does q HOLD its value?" (memory test)
- This is critical - flip-flops must remember!

What we're testing: "Does q stay 1 even without new input?"

Expected: q=1 (unchanged)

Timeline:

Time 30: d=1, q=1 (don't change anything)

Time 35: Clock edge → d still 1 → q stays 1

Time 40: Check: q should still be 1 ✓

Step 5: Change d to 0

```
d = 0;
```

```
#10;
```

Why change d again?

- Testing: "Can we change stored value from 1 back to 0?"
- Making sure flip-flop responds to data changes

What we're testing: "Transition from 1→0 works?"

Expected: q=0

Step 6: Activate reset again

```
reset = 1;
```

```
#10;
```

Why reset again?

- Testing: "Does reset still work after we've been using the flip-flop?"
- Verification that reset is reliable

What we're testing: "Reset works at any time?"

Expected: q=0

The Strategy: One Change at a Time

Good testing practice:

1. Change one signal at a time when possible
2. Test basic functions first (reset)
3. Then test data storage (0, then 1)
4. Then test memory (hold value)
5. Then test transitions (1→0)
6. Finally retest basics (reset again)

This is systematic, professional testing.

Question 3: Are We Learning Synthesizable Verilog?

Yes, We're Learning RTL (Synthesizable) Verilog

What we've covered so far:

✓ Synthesizable (becomes real hardware):

- module, ports, input, output
- wire, reg
- assign statements
- always @(*) (combinational)
- always @(posedge clk) (sequential)
- if/else, blocking =, non-blocking <=
- Logic operators (&, |, ^, ~)

✗ NOT synthesizable (simulation only):

- Testbenches
- initial blocks (in testbenches)
- \$display, \$dumpfile, \$finish
- #delay statements

We ARE focusing on synthesizable Verilog.

Testbenches are tools to verify your synthesizable code.

Question 4: Practice ALL Flip-Flops?

Yes! Let's Do This Properly.

You're absolutely right. One example isn't enough.

New Plan: Master All Common Flip-Flops

We'll build and test each one thoroughly:

1. **D Flip-Flop** (done ✓)
2. **D Flip-Flop with Asynchronous Reset** (next)
3. **D Flip-Flop with Enable**
4. **T Flip-Flop** (toggle)
5. **JK Flip-Flop**
6. **SR Flip-Flop** (Set-Reset)

For each one:

- Explain what it does
- Show the truth table
- Write the RTL code
- Write comprehensive testbench
- You code it yourself
- I review

This is the thorough approach you need.

Your Turn: Answer These Before We Continue

1. Reset type in our flip-flop:

- Is it synchronous or asynchronous?
- How do you know?

2. Testing strategy:

- Why did we start with reset=1?
- Why did we test with d=0, then d=1, then d=0 again?

3. What would happen if:

Time 20: d = 1

Time 22: d = 0 // Changed d BEFORE next clock edge

Time 25: Clock edge

What value would q have? Why?

Answer these questions. Then we'll move to the next flip-flop.

Take your time. Understanding is more important than speed.