### **ASSIGNMENT-2 AND 3**

### HARDWARE DESIGN METHODOLOGY

### RUCHI MEC2021005 NAVYA MEC2021020 TEJAS MEC2021015

### MTECH 2ND SEM



#### Question

### This assignment needs to be performed using LT-SPICE. Please adhere to the deadlines strictly. Note:

- \* For SPICE simulation kindly use 180 nm technology library by PTM. Details of the model file can be found here: http://ptm.asu.edu/modelcard/180nm\_bulk.txt
- \*For SPICE-based assignment, use output load capacitance to be 500 fF in your design (if not stated).

#### Take VDD = 1.8 V.


- \* It is necessary to show the calculations/ steps done to design the circuit.
- \* Schematic needs to be neat and clean. It should be labeled properly.
- \* Copying the report/ plagiarism shall result in 0 marks
- \* All the necessary simulation snapshots need to be included with white background. Labels should be visible
- \* A group size of a maximum of 3 students is permissible

Statement 1. (8+2 marks)

Implement TSPC positive edge-triggered D Flip Flop (Follow the Textbook for the design).

Compute its setup and hold time. Optimize its power delay product. Compute the maximum operating frequency.

=> For optimizing the circuit completely let us calculate and apply modified values of (w/L) for each of the Tx.



as we have been given a Choad = 500fF

let us optimize the given circuit to have

Stage ratio of 2 with lln/llp = 4/1

(using 180 nm modle file)

Part 1 -> optimization for

$$\frac{CL}{C_4} = 2 = \frac{500}{C_4} \Rightarrow C_4 = 250 fF$$

but C4 = Cgate = WLCox

where L=180nm

$$Cox = \frac{Esio2}{Cox}$$

 $Cop = 180 \times 10^{-9} \times 8.85 \times 3.97 \times 10^{-12}$ 4×10-9

$$Cop = 158|,052 \times 10^{-12}$$

$$D_{T} L Cop = 250 \times 10^{-15}$$
but ::  $LIn/Up = 4/1$ 
::  $Wp = 4 \times Wn$ 
::  $W_{T} = W_{N} + W_{P} = W_{N} + 4W_{N}$ 
::  $U_{T} = W_{N} + W_{P} = W_{N} + 4W_{N}$ 
::  $W_{N} = 31.6 \, \text{L}$  (M10)

and  $Wp = 4 \times 31.6 \, \text{L}$  (M11)

$$C_{T} = 2 \Rightarrow C_{T} = \frac{C_{T}}{2} = \frac{250}{2} = 125 \, \text{f}$$
::  $C_{T} = 125 \, \text{f}$ 
::  $C_{T} = 125 \, \text{f}$ 
::  $W_{N} = 15.81 \, \text{L}$  (M7, M8)

and  $W_{P} = 4 \times 15.81 \, \text{L}$ 
::  $W_{P} = 63.24 \, \text{L}$  (M9)



$$\longrightarrow$$
 stage 2 -  $\frac{C_3}{C_2} = 2 \Rightarrow \frac{125}{2} = C_2$ 

$$C_2 = 62.5 f F$$

=) 
$$5 \omega_n \times 1581.052 \times 10^{-12} = 62.5 \times 10^{-16}$$
  
 $\omega_n = 7.9 \, \mu m$  (M4, M6)

$$\frac{C_2}{C_1} = \frac{C_2}{C_1} = \frac{C_2}{2} = \frac{62.5}{2}$$


$$C_{\perp} = 31.25 fF$$

$$\Rightarrow 5 \times w_n \times LCO_{\varphi} = 31.25 \times 10^{-10}$$

$$5 \times w_n \times 1581.052 \times 10^{-12} = 31.25 \times 10^{-10}$$

and 
$$wp = 4 \times 3.95 \mu m$$

### **Optimized Circuit**



### **Optimized circuit Netlist**

```
M9 Vdd Y Qbar Vdd PMOS 1=180nm w=63.24u
M8 Qbar CLK 3 0 NMOS 1=180nm w=7.905u
M7 3 Y 0 0 NMOS 1=180nm w=7.905u
M6 Vdd CLK Y Vdd PMOS 1=180nm w=31.6u
M5 Y X 2 0 NMOS 1=180nm w=15.8u
M4 2 CLK 0 0 NMOS 1=180nm w=15.8u
M11 Vdd Qbar Q Vdd PMOS 1=180nm w=126.5u
M10 Q Qbar 0 0 NMOS l=180nm w=31.625u
M3 Vdd D 1 Vdd PMOS l=180nm w=15.8u
M2 1 CLK X Vdd PMOS 1=180nm w=15.8u
M1 X D 0 0 NMOS 1=180nm w=3.95u
V1 Vdd 0 1.8
V2 CLK 0 PULSE(0 1.8 0 0.01n 0.01n 7n 14n)
V3 D 0 PULSE(0 1.8 7.077n 0.01n 0.01n 7n 14n)
C1 Q 0 500f
.model NMOS NMOS
.model PMOS PMOS
* PSPICE TSMC180nm.lib file RWN 04/18/2010
* library file for transistor parameters for TMSC 0.18 micron process
* uses BIM parameters added 01/15/98
* can configure and attach to Nbreak and Pbreak transistors in PSpice
********* 180nm TSMC parameters *********
*T14B SPICE BSIM3 VERSION 3.1 PARAMETERS
* downloaded from MOSIS 04/18/10
*http://www.mosis.com/cgi-bin/cgiwrap/umosis/swp/params/
* tsmc-018/t92y mm non epi thk mtl params.txt
*SPICE 3f5 Level 8, Star-HSPICE Level 49, UTMOST Level 8
* DATE: Jun 8/01
* LOT: T14B
                             WAF: 06
* Temperature parameters=Default
.MODEL TSMC180nmN NMOS (
                                                        LEVEL = 7
                                                          = 4.1E-9
+VERSION = 3.1
                          TNOM
                                  = 27
                                                   TOX
                                 = 2.3549E17
+XJ
        = 1E-7
                          NCH
                                                   VTH0
                                                          = 0.354505
        = 0.5733393
                                  = 3.177172E-3
                                                           = 27.3563303
+K3B
                                  = 2.341477E-5
                                                           = 1.906617E-7
        = -10
                          WΟ
                                                   NLX
+DVT0W
        = 0
                          DVT1W
                                 = 0
                                                   DVT2W
                                                          = 0
+DVT0
         = 1.6751718
                          DVT1
                                  = 0.4282625
                                                   DVT2
                                                           = 0.036004
                                 = -4.52726E-11
        = 327.3736992
                                                           = 4.46532E-19
+U0
                          UΑ
                                                   UB
```

## La Part 2 - optimization for glitches


Now in oxdes to avoid the problem of glitching we can further modify the circuit by resizing the relative strength of pull down N/W with M4, M5 and M7, M8 so that Y output discharges fastes than 9.

Ly This can be done in the following way -

M4, M5 = 2x (w/L)4,5 = 15.8 em

 $M_{7}$ ,  $M_{8} = \frac{1}{2} \times (\omega/L)_{7,8} = \frac{15.8 \text{ Lm}}{2}$ = 7.905 Lm


### optimization for glitches



**Before** 



## optimized Output



-> calculations for STA -


The input must be kept stable before and after the rising edge of the CIK.


From simulation and the type of model file (180 umc T14B BSIM3. Version 3.1 Tsmc)
we got 1 inverted delay found to be 77.639 PS.

As the hold time and setup time both should retain their values for I involved

and also the tc-q delay comes out tobe  $3 \times 77.639$  (excluding the static 4th stage inv) is = 232,917 PS

### inverter delay and clock to q





one inverter delay

be calculated as -

 $T > t_{c-q} + t_{logic} + t_{s}$   $T > (3 \times .77.639) + 77.639 + 77.639$  T > 388.195 PS

=> [fmag = 2,576 GHZ]

L) calculation for power delay product -

PDP is the average energy consumed per switching event.

And its value can be calculated as

(and its unit is watts sec = Joule)

for us, 
$$C_L = 500 f F$$
  
and  $VDD = 1.8$ 

: 
$$PDP = 500 \times 10^{-15} \times (1.8)^2 \times \frac{1}{2}$$

#### Question

Statement 2. (8+2 marks)


Implement a Band Gap reference Circuit, with Vref = 1.2 V, Temp. coefficient  $< = 200 \text{ ppm}/^{0}\text{C}$  (for the worst case). You can use any topology of your choice. Also, show Vout vs. VDD and minimize the effect of supply voltage variation in output voltage.

for 
$$m = -1.5$$
  
 $V_T = 26 \text{ mV}$   
 $T = 300^{\circ} \text{ K}$ 


we have 
$$\frac{\partial v_D}{\partial T} = -1.88 \, \text{mv/ek}$$

and from the simulations done we got 
$$\frac{300}{57} = -1.4 \text{ mV/°C}$$






# **CTAT** simulation



## CTAT simulation



## L) PTAT and BGR calculations -

$$: V_T = \frac{kT}{q} : \left[ V_T \times \text{Temp}^{\wedge} \right]$$


and also 
$$N_D = N_t \ln \frac{I_O}{I_S} \longrightarrow CTAT$$

but 
$$VD_1 = V_t \ln I_0 \longrightarrow PTAT$$


$$VR_2 = \frac{R_2}{R_1} V_T \ln(n)$$

$$\frac{3002}{3T} = \frac{307}{9} = \frac{1.38 \times 10^{-23}}{1.6 \times 10^{-19}}$$

## PTAT



## **PTAT** simulation



Note - To improve our Byr responses we invease our (w/L) ration for pros and nmos.

The other reason for this is to make it as much as independent of the temps variations

 $\Rightarrow Veet = VeB3 + \frac{R^2}{R_1} + VT \times ln(n)$   $1.2 = 0.7 + \frac{R^2}{R_1} \times 0.026 \ ln(n)$ 

 $\Rightarrow \boxed{19.23 = \frac{R2}{R_1} \ln(n)}$ 

for ideal cases we have  $\frac{\partial VREF}{\partial T} = \frac{\partial VT}{\partial T} \times \frac{R^2}{R_1} \ln(n) + \frac{\partial VEB3}{\partial T} = 0$ 

Ly for making it zono temp?


also for the ideal cases we have—

Re enon) x0.087mv/°C - 1.5mv/°C = 0


Re

=  $\frac{R_2}{R_1}$  ench) = 17.2413

# **BGR circuit**




## **BGR** simulation



## **BGR** simulation

### V(vref)




> Temps coeff calculation -

$$= \frac{1}{1.2} \times \frac{30.78 \, \text{m}}{120 - (-40)}$$

= 160.03125 ppm/°C \ 200ppm/°C

#### effect of increasing supply voltage on vref



You have reached end of this document

Thank you