

C2 REVIEW ASSIGNMENT


VERILOG

**TEJAS MESHRAM
MEC2021015**

**MTECH
1ST SEM ECE**



File Edit View Project Source Process Window Help




Sources Snapshots Libraries Design

No flow available.

Processes

Design Summary Synthesis Repor... mux4 dfecs



Design Objects of
Top Level Symbol

Properties
No object is selected

Instances	Pins	Signals	Name	Value

Console Errors Warnings Find in Files

View by Category View by Name


[520,480]




Type here to search



File Edit View Project Source Process Window Help



Processes



Design Summary, Synthesis Report..., mux4, dfecs

Design Objects of mux4			Properties	
Instances	Pins	Signals	Name	Value
m1	s0 s1	s0 s1		
m2				

Console, Errors, Warnings, Find in Files, View by Category, View by Name

[1644,1020]

Type here to search



20°C Mostly clear, ENG IN, 18:32, 11/12/2021

File Edit View Project Source Process Window Help

The screenshot shows the Xilinx ISE software interface with the following details:

- Sources for: Synthesis/Implementation**: A tree view showing the project structure:
 - mux
 - xc3s50-5pq208
 - mux4 (dfecs.v)
 - m1 - mux2 (dfecs.v)
 - m2 - mux2 (dfecs.v)
- Processes**: A list of available processes:
 - Add Existing Source
 - Create New Source
 - View Design Summary
 - Design Utilities
 - User Constraints
 - Synthesize - XST**:
 - View Synthesis Report** (highlighted)
 - View RTL Schematic
 - View Technology Schematic
 - Check Syntax
 - Generate Post-Synthesis Simulation Model
 - Implement Design
 - Generate Programming File
- Code Editor Content (dfecs.v):**

```
10 // Target Devices:
11 // Tool versions:
12 // Description:
13 //
14 // Dependencies:
15 //
16 // Revision:
17 // Revision 0.01 - File Created
18 // Additional Comments:
19 //
20 /////////////////////////////////
21 module mux2(x1.i0.i1.s1);
22 output reg x1;
23 input i0.i1.s1;
24 always @(i0.i1.s1)
25 begin
26 if(s1)
27 x1 = i1;
28 else
29 x1 = i0;
30 end
31 endmodule
32
33 module mux4(out.i0.i1.i2.i3.s1.s0);
34 output out;
35 input i0.i1.i2.i3.s1.s0;
36 wire x1.x2;
37 mux2 m1(x1.i0.i1.s1);
38 mux2 m2(x2.i2.i3.s1);
39 mux2 m3(out.x1.x2.s0);
40 endmodule
41
```
- Bottom Navigation Bar:** Design Summary, Synthesis Repor..., mux4, dfecs.

Started : "Launching RTL Schematic Viewer for mux4.ngr".

Started : "Launching ISE Text Editor to edit dfecs.v".

Console Errors Warnings Find in Files

Ln 26 Col 7 CAPS NUM SCRL Verilog



Type here to search



20°C Mostly clear

ENG 18:33
IN 11/12/2021

File Edit View Project Source Process Window Help

```
23 //////////////////////////////////////////////////////////////////
24
25 module tb_mux;
26
27     // Inputs
28     reg i0;
29     reg i1;
30     reg i2;
31     reg i3;
32     reg s1;
33     reg s0;
34
35     // Outputs
36     wire out;
37
38     // Instantiate the Unit Under Test (UUT)
39     mux4 uut (
40         .out(out),
41         .i0(i0),
42         .i1(i1),
43         .i2(i2),
44         .i3(i3),
45         .s1(s1),
46         .s0(s0)
47     );

```

Design Summary Synthesis Repor... mux4 dfecs fvscv

Started : "Launching RTL Schematic Viewer for mux4.ngr".

Started : "Launching ISE Text Editor to edit dfecs.v".

Console Errors Warnings Find in Files


Ready

Ln 25 Col 14 CAPS NUM SCRL Verilog

Type here to search



20°C Mostly clear ENG 18:33
IN 11/12/2021



Started : "Launching RTL Schematic Viewer for mux4.ngc"

Started : "Launching ISE Text Editor to edit dfecs.v



Ready

Ln 25 Col 14 CAPS NUM SCRL Verilog

File Edit View Project Source Process Window Help

The screenshot shows the Xilinx ISE software interface. The main window displays a Verilog source code for a multiplexer (mux). The code defines four input wires (i0, i1, i2, i3) and two control wires (s0, s1). It uses a case statement to select between i0 and i1 based on s1, and another case statement to select between i2 and i3 based on s0. The code concludes with an endmodule keyword.

```
71 i1 = 1'b1;
72 i2 = 1'b0;
73 i3 = 1'b0;
74 s1 = 1'b0;
75 s0 = 1'b1;
76
77 #5
78 i0 = 1'b0;
79 i1 = 1'b0;
80 i2 = 1'b1;
81 i3 = 1'b0;
82 s1 = 1'b1;
83 s0 = 1'b1;
84
85 #5
86 i0 = 1'b0;
87 i1 = 1'b0;
88 i2 = 1'b0;
89 i3 = 1'b1;
90 s1 = 1'b1;
91 s0 = 1'b1;
92     end
93
94 endmodule
95
```

The left sidebar shows the project structure under "Sources for: Behavioral Simulation". It includes a "mux" folder containing an "xc3s50-5pq208" device and a "tb_mux (fvscv.v)" testbench file. Below this are tabs for "Sources", "Schemas", and "Libraries". Another sidebar titled "Processes" lists "Add Existing Source", "Create New Source", and the "Xilinx ISE Simulator". At the bottom, there are tabs for "Design Summary", "Synthesis Repor...", "mux4", "dfecs", and "fvscv".

Started : "Launching RTL Schematic Viewer for mux4.ngc".

Started : "Launching ISE Text Editor to edit dfecs.v".

Console Errors Warnings Find in Files

Ready

Ln 25 Col 14 CAPS NUM SCRL Verilog




Type here to search



20°C Mostly clear

ENG 18:34
IN 11/12/2021



1 >

Ready

Type here to search



**You have reached
end of this document**

Thank you