

C2 REVIEW ASSIGNMENT


VERILOG


TEJAS MESHAM
MEC2021015


MTECH
1ST SEM ECE











Sources for: Behavioral Simulation

- mux
- xc3s50-5pq208
- tb_mux (fvscv.v)

Sources Snapshots Libraries

Processes:


- Add Existing Source
- Create New Source
- Xilinx ISE Simulator

Processes

```
23 //////////////////////////////////////
24
25 module tb_mux;
26
27     // Inputs
28     reg i0;
29     reg i1;
30     reg i2;
31     reg i3;
32     reg s1;
33     reg s0;
34
35     // Outputs
36     wire out;
37
38     // Instantiate the Unit Under Test (UUT)
39     mux4 uut (
40         .out(out),
41         .i0(i0),
42         .i1(i1),
43         .i2(i2),
44         .i3(i3),
45         .s1(s1),
46         .s0(s0)
47     );
```

Started : "Launching RTL Schematic Viewer for mux4.ngs".

Started : "Launching ISE Text Editor to edit dfecs.v".



Sources for: Behavioral Simulation

- mux
- xc3s50-5pq208
- tb_mux (fvscv.v)

Sources Snapshots Libraries

Processes:


- Add Existing Source
- Create New Source
- Xilinx ISE Simulator

Processes

```
49 initial begin
50     // Initialize Inputs
51     i0 = 0;
52     i1 = 0;
53     i2 = 0;
54     i3 = 0;
55     s1 = 0;
56     s0 = 0;
57
58     // Wait 100 ns for global reset to finish
59     #100;
60
61     // Add stimulus here
62     i0 = 1'b1;
63     i1 = 1'b0;
64     i2 = 1'b1;
65     i3 = 1'b1;
66     s1 = 1'b0;
67     s0 = 1'b1;
68
69     #5
70     i0 = 1'b0;
71     i1 = 1'b1;
72     i2 = 1'b0;
73     i3 = 1'b0;
```

Started : "Launching RTL Schematic Viewer for mux4.ngd".

Started : "Launching ISE Text Editor to edit dfecs.v".




Sources for: Behavioral Simulation

- xc3s50-5pq208
- tb_mux (fvscv.v)

Sources Snapshots Libraries

Hierarchy of tb_mux:

- tb_mux tb_mux



Finished circuit initialization process.

1 >

Console Errors Warnings Find in Files Sim Console - tb_mux

**You have reached
end of this document**

Thank you