


Operating systems

By
I Ravindra kumar, B.Tech, M.Tech,(Ph.D.)
Assistant professor,
Dept of CSE, VNR VJIET

- I/O Hardware
- Incredible variety of I/O devices
 - Storage
 - Transmission
 - Human-interface
- Common concepts – signals from I/O devices interface with computer
 - **Port** – connection point for device
 - **Bus - daisy chain** or shared direct access
 - **PCI** bus common in PCs and servers, PCI Express (**PCIe**)
 - **expansion bus** connects relatively slow devices
 - **Controller (host adapter)** – electronics that operate port, bus, device
 - Sometimes integrated
 - Sometimes **separate circuit board** (host adapter)
 - Contains **processor, microcode, private memory, bus controller, etc**
 - Some talk **to per-device controller with bus controller, microcode, memory, etc**




- I/O instructions to control devices
- Devices usually have registers where device driver places commands, addresses, and data to write, or read data from registers after command execution
 - Data-in register, data-out register, status register, control register
 - Typically 1-4 bytes, or FIFO buffer
- Devices have addresses, used by
 - Direct I/O instructions
 - **Memory-mapped I/O**
 - Device data and command registers mapped to processor address space
 - Especially for large address spaces (graphics)

I/O address range (hexadecimal)	device
000–00F	DMA controller
020–021	interrupt controller
040–043	timer
200–20F	game controller
2F8–2FF	serial port (secondary)
320–32F	hard-disk controller
378–37F	parallel port
3D0–3DF	graphics controller
3F0–3F7	diskette-drive controller
3F8–3FF	serial port (primary)

- Polling
- For each byte of I/O
 - Read busy bit from status register until 0
 - Host sets read or write bit and if write copies data into data-out register
 - Host sets command-ready bit
 - Controller sets busy bit, executes transfer
 - Controller clears busy bit, error bit, command-ready bit when transfer done
- Step 1 is **busy-wait cycle** to wait for I/O from device
 - Reasonable if device is fast
 - But inefficient if device slow
 - CPU switches to other tasks?
 - But if miss a cycle data overwritten / lost

- Interrupts
- Polling can happen **in 3 instruction cycles**
 - Read status, logical-and to extract status bit, branch if not zero
 - How to be more efficient **if non-zero infrequently?**
- CPU **Interrupt-request line** triggered by I/O device
 - Checked by processor after each instruction
- **Interrupt handler** receives interrupts
 - **Maskable** to ignore or delay some interrupts
- **Interrupt vector** to dispatch interrupt to correct handler
 - **Context switch** at start and end
 - Based on **priority**
 - Some **nonmaskable**
 - **Interrupt chaining** if more than one device at same interrupt number



- Interrupt mechanism also used for exceptions
 - Terminate process, crash system due to hardware error
- Page fault executes when memory access error
- System call executes via trap to trigger kernel to execute request
- Multi-CPU systems can process interrupts concurrently
 - If operating system designed to handle it
- Used for time-sensitive processing, frequent, must be fast

- Direct Memory Access
- Used to **avoid programmed I/O** (one byte at a time) for large data movement
- Requires **DMA controller**
- Bypasses CPU to transfer data directly between I/O device and memory
- OS writes **DMA command block** into memory
 - Source and destination **addresses**
 - Read or write **mode**
 - **Count of bytes**
 - Writes **location of command block** to DMA controller
 - Bus **mastering of DMA controller** – grabs bus from CPU
 - When done, **interrupts to signal completion**
- Version that is aware of virtual addresses can be even more efficient - **DVMA**

