

---

# 9 Challenges to FinFET Process and Device Technology

## 9.1 INTRODUCTION

In Chapter 1 we discussed Moore's law as the driving force in the microelectronics industry to continue to provide integrated circuits (ICs) with more and more powerful transistors with higher integration density and lower power consumption [1]. However, the continued scaling of transistors in the decananometer regime is constrained by several physical phenomena leading to short-channel effects (SCEs) [2–6]. In order to control SCEs, not only has the device substrate been changed from the bulk silicon to silicon-on-insulator (SOI) [7], but the device structure has also been continuously engineered and transformed from the two-dimensional (2D) planar transistors to three-dimensional (3D) vertical devices [2,3]. Through this technological evolution of transistors, the *fin field-effect transistor* (FinFET) has been adopted to high volume manufacturing as the alternative to 2D planar complementary metal-oxide-semiconductor (CMOS) technology due to its excellent short-channel immunity [2–4,8]. As presented in Chapter 4, the FinFET is a complex 3D device with complex fabrication technology. Therefore, the implementation of such 3D devices in the manufacturing of very large scale integrated (VLSI) circuits requires innovative efforts in process architecture as well as the integration of new materials required for the fabrication processes. Thus, many new challenges have emerged during the transition from the 2D to 3D device manufacturing technology. There are several published reports on the challenges and difficulties of FinFET process technology for VLSI manufacturing [9,10]. In this chapter, a brief overview of the challenges of the FinFET process and device technology is presented.

## 9.2 PROCESS TECHNOLOGY CHALLENGES

### 9.2.1 LITHOGRAPHY CHALLENGES

The patterning of fins, as described in Section 4.3.3, poses an enormous challenge in the fabrication of FinFET devices. A state-of-the-art lithography is required to create sharp fin patterns. Thus, for the fabrication of 20 nm and 14 nm node devices, the most developed technique used is the 193 nm ArF immersion lithography with multiple-patterning [11]. And, in 7 nm technology node, the 193 nm ArF immersion lithography with *self-aligned double patterning* (SADP) and *self-aligned quadruple patterning* (SAQP) techniques are required [12]. SADP, as discussed in Section 4.3.3, is a technique that applies a spacer transfer process for small pitch, whereas SAQP is

a technique where the SADP is used twice to create the extremely narrow shapes and lines. There are different challenges with multiple-patterning such as edge placement error, pitch walking, and high cost [13]. Therefore, for 7 nm node, *extreme ultraviolet* (EUV) lithography and 193 nm immersion lithography along with multiple-patterning are very promising. The benefit of implementing such an expensive EUV lithography technique is to replace some of the most complex multiple-patterning layers. However, it is expected that ArF immersion lithography will continue to be used for some of the other critical layers in the 10 nm and 7 nm nodes [9].

### 9.2.1.1 ArF Lithography with Multi-Patterning

*Overlay:* The overlay accuracy in multiple-patterning lithography for 10 nm and 7 nm technology nodes is challenging. In order to drive the allowed overlay error down to extreme low values, high order overlay correction schemes are required to control the process variability [9]. Furthermore, the increase in the number of split layers increases the complexity of metrology in the total overlay and alignment tree exponentially while increasing the hard-mask steps in the process stack. As a result, the set-up and the verification of overlay metrology recipe becomes more critical and a holistic approach that addresses the total overlay optimization from process design to process setup is required for volume manufacturing [9]. Therefore, overlay accuracy must be improved in metrology, wafer processing, and masking steps for precision wafer patterning [9].

*Mask with reticle enhancement techniques (RETs):* For tall and narrow FinFET devices, the mask making is challenging. In order to deal with the diffraction issues, various RETs with optical proximity corrections (OPCs) are used to modify the mask patterns and improve the printability on the wafer. Advanced OPCs such as inverse lithography techniques (ILTs) or shapes approaching ILT are required to resolve the target process window in nanometer node technology with increasing structural complexity. Thus, the mask shapes are complex as they require finer geometries and spacing [9].

### 9.2.1.2 Extreme Ultraviolet Lithography

The extreme ultraviolet or EUV lithography offers the usage of only a single mask exposure instead of multiple exposures. However, there are three major challenges to implement EUV lithography for volume manufacturing of FinFET device technology: *power source*, *resists*, and *mask infrastructure* [9].

The major challenge in implementing EUV lithography for mass production is the source of light for 13.5 nm wavelength that enables cost-effective production capacity of the exposure tool. Though the source issue is considerably matured and several tools are available for the required power at the wafer-level, it is still inadequate for large-scale manufacturing of VLSI circuits.

Another critical technical challenge of EUV lithography is the development of resist material with high resolution and high sensitivity as well as low line-edge roughness (LER) and low outgassing simultaneously [14,15]. In addition, to improve throughput in high volume manufacturing, the resist sensitivity to the 13.5 nm wavelength radiation of EUV needs to be improved, while the line-width roughness (LWR) specification must be held at a low single-digit (nm) [16]. Though resist LER

is generally controlled by chemical processes, the replication of the mask pattern roughness and replicated surface roughness or photon noise will still play a significant role as the pattern dimensions continuously shrink [17].

The availability of defect-free reflective mask has been another most critical challenge in EUV lithography for high volume manufacturing [18]. The EUV patterned masks introduce new materials and surfaces that may cause particle adhesion and cleaning [9]. Therefore, a pellicle is needed to protect the mask during the use of EUV scanner to mitigate the risk of particle adhesion. The remaining challenge for EUV mask with pellicle is that the stress from pellicle mounting may cost overlay error.

## 9.2.2 PROCESS INTEGRATION CHALLENGES

As described in Section 4.3.3, the dense fins in FinFETs are patterned by using the SADP technique, followed by oxide filling, planarization, and recessing to pattern the fin active region and form shallow trench isolation (STI). This fin patterning in the overall process sequence (Figure 4.3) causes many challenges in the fabrication of FinFETs [18–22]. These challenges are related to the issues of: (1) *precise and uniform fin patterning*; (2) *3D gate and spacer patterning*; (3) *uniform junction formation in fin*; and (4) *stress engineering*.

### 9.2.2.1 Precise and Uniform Fin Patterning

We discussed in Chapters 5–8 that the electrical characteristics of FinFETs depend on the fin geometry (thickness, height, and verticality) [22]. On one hand, taller fins are required to achieve higher current that impose severe challenges to FinFET manufacturing. On the other hand, thinner fins are favorable to channel electrostatic control that causes mobility degradation, random discrete doping (RDD) from the source-drain doping gradients, and variation in the off-state leakage current.

For precision fin patterning, the fin etching in the bulk silicon must be controlled by a timing process. In most cases, the fins at the edges of a cluster suffer a higher variability than those in the middle. To achieve uniform fin thickness and height in a cluster, dummy fins are required [23] which are removed at the pitch. As fin pitch shrinks and approaches the overlay limit, fin removal becomes challenging. The fin isolation by STI and anti-punchthrough implant steps are also challenging due to the tighter pitch, difficulty to control STI depth, and doping variation.

Another challenge in fin patterning is the preservation of the structural integrity of fins with a high aspect ratio. The silicon surface of narrow fins appears different than the bulk silicon [24], and excessive silicon loss may occur after the usual wet cleaning step. Also, the oxidation is faster at the corner and at the tip of the fins. Furthermore, the dry etching of fins is more stringent due to the 3D topography. Therefore, a plasma pulsing scheme may be a viable alternative to minimize the silicon loss in fin patterning [22].

### 9.2.2.2 Gate and Spacer Patterning

The patterning of tall fins increases the process integration complexity of dummy polysilicon gate, spacer, and replacement metal gate. It is difficult to etch the

polysilicon gate with high aspect ratio and precise control of dimensions [22]. The charging and micro-loading in etching lead to variable gate length ( $L_g$ ). Due to the tall vertical fin dimension, a significant over-etch is required to remove the residual polysilicon on the fin sidewalls as well as to remove the offset spacers on the fin sidewalls for selective epitaxial growth (SEG) of the source-drain regions of FinFETs [24,25]. These over-etchings cause damage to the silicon fins. Therefore, careful optimization of the dry and wet etch process is required to fabricate 3D gates with minimum  $L_g$  variation and fin damage.

The replacement metal gate module also poses severe challenges as it requires new steps to enable interaction during the chemical-mechanical planarization (CMP) process for STI as discussed in Section 4.3.8. The control of the gate height is essential in a replacement gate process. If the gate is over-polished, the raised source-drain region is exposed to the polish resulting in external resistance and mobility variation. On the other hand, if the gate is under-polished, the contact taper causes variation of the external resistance and may cause an open-contact yield issue. Therefore, a more precise and controllable CMP process is required for FinFET fabrication [26].

### 9.2.2.3 Uniform Junction Formation in Fin

Impurity doping is one of the most critical integration challenges for the fabrication of FinFETs [27,28]. The issues of doping challenges include: conformal doping in the source-drain contact and extension regions to ensure uniform carrier conduction in the fin channel; the shadowing from the neighboring fins due to the tight pitch of the fins that limits the beam incidence angles; and damage, accumulation, and annealing in the high aspect ratio fins.

It is challenging to dope impurities uniformly in tall and narrow fins with shrunk pitch using the conventional ion implantation processes [29]. The post-implant amorphization of the silicon fins causes poor re-crystallization during the junction anneal process thereby causing poor dopant activation and defected fins [27]. The implant condition for fin doping can also impact the quality and the selective epitaxial growth rate of the source-drain which in turn may affect the source-drain and contact resistance of the FinFET devices. Thus, innovative doping schemes are required to overcome the doping challenge in FinFETs and achieve uniform doping profiles.

### 9.2.2.4 Stress Engineering

Stress engineering is also a challenging issue for FinFET fabrication technology. The most effective process to induce stress in source-drain is embedded SiGe (compressive stress for  $p$ -channel FinFETs), SiC (tensile stress for  $n$ -channel FinFETs) or stress in trench contact, and in metal gate [30]. The effectiveness of the gate and source-drain stressors depends on the trade-off between reducing the stressor volume and enhancing the stressor proximity to the channel [31]. In order to further increase the stress and enhance the channel mobility, the Ge content in SiGe source-drain can be increased, similar to the fabrication process used in planar CMOS technology [32–35].

The source-drain SEG layers may suffer from several issues including facet formation [36,37], defects, micro-loading, non-uniform strain distribution, surface roughness, and pattern dependency [38–42]. The pattern dependency occurs due to

the variation of packing density and size of the transistor in a chip. The main reason for the pattern dependency of the SEG process is the non-uniform consumption of reactant gas molecules when the exposed silicon area varies in a chip. This problem can be minimized by optimizing the growth parameters and by designing chip layouts such that the exposed silicon is uniformly distributed over the area of the chip to create uniform gas consumption [42]. The uniformity of strain and the control of the defect density in the fin channel region is a huge challenge for FinFET process technology.

9.2.2.5 High-*k* Dielectric and Metal Gate

The high-*k* dielectric along with metal gate process is used for advanced CMOS technology due to the high dielectric constant and a relatively large bandgap of the high-*k* dielectric [43]. Typically, HfO<sub>2</sub> high-*k* dielectric with high permittivity (a dielectric constant of about 25) and a relatively large bandgap (5.7 eV) is used as the gate dielectric for both the *n*FinFET and *p*FinFET devices (Table 9.1) [9]. In addition, the HfO<sub>2</sub> has high heat of formation, good thermal and chemical stability on silicon, and large barrier height at interfaces with silicon. And, at an operation voltage of 1–1.5 V, the leakage current through HfO<sub>2</sub> dielectric films is several orders of magnitude lower than that through SiO<sub>2</sub> films with the same equivalent oxide thickness (EOT) [35,43]. However, one of the main challenges of HfO<sub>2</sub> integration for sub-22 nm FinFETs is the thermal instability of HfO<sub>2</sub>/silicon interface. There is an inevitable SiO<sub>x</sub> interlayer between HfO<sub>2</sub> and silicon substrate [43–45], even though the HfO<sub>2</sub>/silicon is theoretically found to be thermodynamically stable [46]. Table 9.1 shows the relevant high-*k* HfO<sub>2</sub> dielectric and metal gate technology parameters for 22 nm and 14 nm technology nodes [9]. The table also shows the use of TiAlN and TiN metal gates for *n*FinFETs and *p*FinFETs, respectively.

Table 9.2 summarizes the typical technology parameters of the high-*k* dielectric and metal gate for 22 nm and 14 nm FinFET technology nodes [9]. It is to be noted from Table 9.2 that the thicknesses of the SiO<sub>x</sub> interlayer thermal oxide have been reduced significantly from about 1.1 nm in 22 nm node to about 0.6 nm in 14 nm node. On the other hand, the thickness of the high-*k* dielectric increased from about 1.0 nm in 22 nm node to about 1.2 nm in 14 nm node. However, the overall EOT of the gate dielectric is decreased.

In FinFET architecture, the aspect ratio of the replacement gate structure is larger which makes it a huge challenge to fill the trench. Thus, alternative metal gate

**TABLE 9.1**  
**Typical Materials for High-*k* Dielectric and Metal Gate for**  
**22 nm and 14 nm FinFET Technology Nodes**

Technology nodes	Device structure	High- <i>k</i> dielectric		Metal gate	
		<i>n</i> FinFET	<i>p</i> FinFET	<i>n</i> FinFET	<i>p</i> FinFET
22 nm	FinFET	HfO <sub>2</sub>	HfO <sub>2</sub>	TiAlN	TiN
14 nm	FinFET	HfO <sub>2</sub>	HfO <sub>2</sub>	TiAl	TiN

**TABLE 9.2**  
**Typical Technology Parameters of the High-*k* Dielectric and Metal Gate for 22 nm and 14 nm Technology Nodes**

Technology nodes	Film thickness (nm)			
	Thermal oxide	High- <i>k</i>	TiAl(N)	TiN
22 nm	~1.1	~1.0	~1.2	~1.4
14 nm	~0.6	~1.2	~3.7	*

processing such as atomic layer deposition (ALD) is considered as a solution for the metal gate deposition because of its excellent capability to achieve conformal step coverage [47,48]. However, for the implementation of ALD, the appropriate metal gate materials are required for workfunction engineering of *n*FinFET and *p*FinFET devices as well as good capability of step coverage.

**9.2.2.6 Variability Control**

Process variability control is more critical and has become increasingly challenging for FinFET devices [49,50]. The electrical variation in FinFET devices is very sensitive to the variations in fin thickness  $t_{fin}$  and fin height  $H_{fin}$ . The variation in  $H_{fin}$  occurs from fin etching, STI deposition, STI CMP, and STI recessing processing steps as described in Chapter 4.

In general, gate etching profile and  $L_g$  variation over fin topography are difficult to control. Source-drain epitaxy is a sensitive process over fin topography [51] and the resistance and stress fluctuations occur due to the change in the shape of fins. Furthermore, in the ion implantation process, the defected layers are another source of variability [50]. In a fin with channel doping concentration of  $6 \times 10^{17} \text{ cm}^{-3}$ , about a third of the variability is due to random discrete doping (RDD) as observed in planar MOSFETs [52]. Although the channel doping can be avoided in FinFETs, RDD from the source-drain doping gradient causes variability for devices with  $L_g < 10 \text{ nm}$  [29,53]. The channel interface and gate stack workfunction variations have a remarkable negative effect on the transistor performance. Double patterning raises concerns about the way in which individual polygons are split across two masks. Since overlay is not scaled as fast as the minimum feature size, the mask-alignment issues introduce a new source of variability in the spacing between the polygons [23].

**9.2.2.7 Spatial Challenges**

The reduction in contacted gate pitch for sub-22 nm FinFET devices requires a trade-off between gate length  $L_g$ , source-drain spacer thickness, and source-drain contact area. A minimum spacer thickness is defined by reliability requirements as well as on the target specification of capacitance between the gate and source-drain electrodes. Narrow source-drain contacts increase the access resistance of the device.

It is well known that the downscaling of device technology degrades the performance of interconnect wiring. At and below 22 nm technology nodes, the interconnect resistance is expected to increase significantly due to the reduction in the wire

cross-section. In addition to a reduction in the wire cross-section, carrier scattering from the boundaries of the individual copper crystal grains and interfaces with barrier layers rapidly increase the interconnect resistivity as well as the resistance of the individual wires. Also, the double patterning causes routing challenges and difficulties in the access to standard cell pins due to the constraints on the interconnect pitch. In sub-22 nm FinFET technology nodes, the interconnect resistance and capacitance (RC) start to dominate the delay. It is challenging to reduce the line via resistance and capacitance and maintain reliability (electromigration (EM)), time-dependent dielectric breakdown (TDDB), bias temperature instability (BTI), and hot carrier injection (HCI)) to acceptable values. In order to achieve low interconnect resistance while maintaining reliability, the metal filling process must be defect-free. However, reducing line resistance requires enough space for actual wiring material, leaving less room for barrier, thus causing degradation in reliability. Furthermore, to achieve lower via resistance, a thinner barrier at the bottom of the via is required which causes the EM blocking boundary to be insufficient [54]. Thus, there are significant challenges for FinFET process integration and innovative engineering solutions are needed to overcome them.

### 9.2.3 DOPANT IMPLANTATION CHALLENGES

The challenges in the FinFET device fabrication process include conformal doping of source-drain areas and lowering fin damage due to ion implantation [55].

#### 9.2.3.1 Conformal Doping

For FinFETs, the major challenge is the conformal distribution of dopants within the fins irrespective of the source-drain extension (SDE) dopant activation, diffusion, and profile abruptness [55–57]. The non-conformal doping profile causes degradation in the drive current of FinFETs. The conformal distribution of dopants can be achieved by a large tilt beamline implantation. However, the shadowing by the neighboring fins limits the conformal doping. An alternative technique to achieve conformal distribution of dopants within the fin is plasma doping with optimized process parameters.

#### 9.2.3.2 Damage Control

In FinFETs, the damage control during doping is another challenge to achieve the target performance of the devices. In FinFET structure, a narrow fin on the pedestal of the well is isolated from large crystal volume. Thus, the surface proximity and 3D structure pose a severe constraint on the recrystallization of post-implant amorphous silicon fin. In the case of a complete amorphization of silicon fins, only a very small seed for recrystallization can cause a defective growth, causing degradation in the resistivity and drive current of the devices [58,59]. Therefore, in FinFET fabrication it is critical to reduce the amorphization depth created by ion implantation and annealing to minimize the fin damage. In order to achieve damage-free SDE fin doping, hot implantation can be used. Using high temperature implantation, damage accumulation can be significantly reduced, thus decreasing the self-amorphization of the implant. The hot implant technique also improves the fin line conductance and junction leakage [60].



## 9.2.4 THE ETCHING CHALLENGES

### 9.2.4.1 Depth Loading Control of Fin Etching

During the fin etch (Section 4.3.3), only a small part of the process gases is *ionized* into plasma under the radio frequency power. Most of the gas molecules exist in the chamber as *neutrals* which induce deposition during the etching process. The neutral molecules are easy to stick onto the surfaces before entering at the bottom of the trench, inducing taper profile (Chapter 4) that blocks ions from reaching the bottom [9]. On the other side, new stored ions are formed at trench bottom to react upon the incoming ions. As a result, as the etching reaction continues and etching depth increases, the flux ratio of ion and neutral molecules decreases and etching bombardment is weakened [9]. Within the critical dimension (CD) sizes, the smaller CD induces weaker bottom reaction. Therefore, the etching depth depends on the opening CD size: bigger size induces deeper depth. The CD dependence of etching depth can be improved using the bias-pulsing technique [9]. The bias-pulsing etching process can be used to achieve a smaller depth loading effect that is caused by different opening CD size [61,62].

### 9.2.4.2 Gate Etch Control

The selective and residue-free etch processes are challenging in FinFET device fabrication. There are a few new process and materials challenges in FinFET fabrication as summarized below. First of all, an excessive Si loss is observed after the usual pre-gate-oxide clean as discussed in Chapter 4. Therefore, wet cleaning must be optimized with dilute concentration and lower temperatures. Secondly, the oxidation of fins is also faster at the corner and tip of the fins. And, the dry etching on fins is more stringent due to the 3D structures, and a plasma bias-pulsing scheme may be a viable alternative for minimizing silicon loss [63,64]. The gate etch control is critical to maintaining uniform fin height  $H_{fin}$ . The variation in  $H_{fin}$  impacts the electrical properties of FinFETs such as the threshold voltage  $V_{th}$ . This indicates that the (dry or wet) etching step is crucial for 3D transistors compared to the planar ones.

In addition, controlling the selectivity of self-aligned etching (Section 4.3.3) is challenging for FinFETs of gate length below 14 nm [65] to enable appropriate contact slit opening for local transistor contacts.

### 9.2.4.3 STI Process for Gate

As discussed in Section 4.3.3, the fin height is defined by etching STI oxide (TEOS). It is one of the critical processes to control the fin height  $H_{fin}$ . The oxide is etched back using a highly selective etch process and it is challenging to have full control to form a silicon fin with defined dimensions. Thus, it is especially critical to define  $H_{fin}$  by etching STI oxide. The variation in  $H_{fin}$  severely impacts the electrical properties of transistors such as the threshold voltage  $V_{th}$ . This indicates that an appropriate etching step must be used for STI recess to define  $H_{fin}$ .

### 9.2.4.4 Gate Process

In Section 4.3.8, we described the replacement metal gate (RMG) process by removing the polysilicon dummy gate and  $\text{SiO}_2$  dummy gate oxide with the wet process [66–69].



The RMG process is complicated and challenging as described in Chapter 4. Typically, due to the chemical nature of the HF-based wet etchant, the dummy gate oxide etching process cannot remove the polysilicon without any oxidizer [70–72]. However, it is critical to completely remove the polysilicon dummy gate without leaving any residues in the narrow and steep trenches [67–69]. The residues occupy the space of the intended location of the high- $k$  and metal gates and may cause device failure.

Typically, the wet processes use aqueous solutions using water as the solvent and the final rinses using deionized water or ultra-pure water to clean away the chemicals from the surface of the wafers. However, it is well known that some defects can be generated due to the surface tension of water. During the drying process, the high capillary force of water could pull nearby structures to form permanent defects, so-called pattern collapse [73] or stiction [74]. In order to eliminate pattern collapse, gas phase etching such as the HF vapor process can be used where the intermolecular force is not too strong compared to the liquid phase.

In FinFET-like vertical structures, “new materials” including multilayers of SiGe/Si are used. Since it is needed to selectively etch either silicon or SiGe layers, a lot of effort is made to use  $\text{HF}:\text{H}_2\text{O}_2:\text{CH}_3\text{COOH}$  mixtures to etch SiGe selectively to Si [75–77] or to use tetra-methyl-ammonium hydroxide (TMAH) based to remove silicon from SiGe [78].

## 9.3 DEVICE TECHNOLOGY CHALLENGES

### 9.3.1 MULTIPLE THRESHOLD VOLTAGE DEVICES

Threshold voltage  $V_{th}$  control and multiple- $V_{th}$  device options of a manufacturing CMOS technology are important for analog applications. A typical planar CMOS technology at a node offers different options for  $V_{th}$  including low- $V_{th}$  for high performance VLSI circuits, standard- $V_{th}$  for logic design, and high- $V_{th}$  for analog and radio frequency (RF) applications. This  $V_{th}$  control of a planar-MOSFET device can be defined from the expression [3] given by

$$V_{th} = V_{fb} + 2\phi_B + \frac{1}{C_{ox}} \sqrt{2q\epsilon_{si} (2\phi_B + V_{bs}) N_b} \quad (9.1)$$

where:

$V_{fb}$  is the flat band voltage

$\phi_B$  is the bulk potential

$C_{ox}$  is the gate capacitance  $= \epsilon_{ox}/T_{ox}$ ;  $\epsilon_{ox}$  being the permittivity of gate dielectric

$V_{bs}$  is the body bias

$N_b$  is the channel doping concentration

Equation 9.1 shows that  $V_{th}$  depends on  $T_{ox}$ ,  $N_b$ , and  $V_{bs}$ . Thus, multiple- $V_{th}$  devices of a planar CMOS technology node can be achieved by changing the substrate doping concentration  $N_b$  and/or by gate dielectric thickness  $T_{ox}$ . In addition,  $V_{bs}$  can be used to modulate  $V_{th}$  of a MOSFET device.

For multigate FinFET devices, the body is generally undoped or lightly doped. It is also difficult to implement multiple dielectric thicknesses in 3D structures due to lithography and etching challenges. Therefore, it is difficult to achieve multiple- $V_{th}$  FinFET devices in a non-planar CMOS technology using the conventional fabrication process. In order to analyze the options for multiple- $V_{th}$  FinFET devices in a technology node, let us derive a first order expression for  $V_{th}$  of FinFET devices from Equation 3.30 given by

$$V_{gs} = V_{fb} + \phi_s - V_{ch}(y) - \frac{Q_s}{C_{ox}} \quad (9.2)$$

where:

$V_{gs}$  is the gate voltage

$\phi_s$  is the surface potential

$V_{ch}(y)$  is the channel potential due to applied drain bias  $V_{ds}$

$Q_s$  is the total charge density in the silicon fin channel

Now, for metal gate FinFET devices,  $V_{fb}$  is given by Equation 3.21 as

$$V_{fb} = \Phi_{ms} - \frac{Q_0}{C_{ox}} \quad (9.3)$$

where:

$\Phi_{ms}$  ( $= \Phi_m - \Phi_s$ ) is the difference between the metal gate electrode workfunction ( $\Phi_m$ ) and bulk-silicon workfunction ( $\Phi_s$ )

$Q_0$  is the oxide charge at the Si/gate oxide interface and  $\approx 0$  for ideal defect-free oxide

Again, if  $Q_i$  and  $Q_b$  are the inversion and bulk charges, respectively, then  $Q_s = Q_i + Q_b$ . Since at the subthreshold region  $Q_i \ll Q_b$ , we have  $Q_s \cong Q_b$ . Also, since at threshold condition, the drain voltage  $V_{ds}$  and hence  $V_{ch}(y)$  is negligibly small, therefore from Equations 9.2 and 9.3 we can express  $V_{th}$  of FinFET devices as

$$V_{th} \approx \Phi_m - \Phi_s + 2\phi_B + \left( \frac{qN_b t_{fin}}{C_{ox}} \right) H_{fin} \quad (9.4)$$

where:

$t_{fin}$  is the fin thickness

$H_{fin}$  is the fin height

Thus, from Equation 9.4, we observe that there are several possible *options* for multiple- $V_{th}$  FinFET devices in a non-planar CMOS technology. First of all, by changing  $C_{ox}$  using multiple oxide thickness and patterning multiple fin height  $H_{fin}$  (that is, taller fins to achieve higher- $V_{th}$  devices). However, as described in Chapter 4, achieving multiple  $T_{ox}$  is challenging in complex FinFET fabrication technology. Also, since fins are patterned by spacer defined technology, the various spacer techniques required to patterning multiple height fins on the same substrate is difficult.

Thus, to have full control to form a silicon fin with defined dimensions is a difficult task. It is especially critical to define the fin height by etching the shallow trench isolation oxide. Therefore, it is challenging to achieve multiple- $V_{th}$  devices in FinFET technology using conventional methods. Alternatively, as shown in Equation 9.4, an innovative technique such as metal workfunction  $\Phi_m$  engineering can be used to achieve multiple- $V_{th}$  FinFETs in non-planar CMOS technology.

In a FinFET technology, with  $\text{HfO}_2$  high- $k$  gate dielectric and TiN metal gate,  $V_{th}$  control and multiple- $V_{th}$  device technology are achieved by workfunction engineering using aluminum (Al) implantation as described in Chapter 4. In the high- $k$  metal gate process, aluminum ( $1 \times 10^{15} - 1 \times 10^{16} \text{ cm}^{-2}$ ) is implanted into TiN metal (not into the high- $k$ ) using ultralow energy implanter. The effective workfunction (EWF) of MG is modulated by Al implantation via Al-induced dipole at the  $\text{HfO}_2/\text{SiO}_x$  interface layer. Al diffuses differently in/through TiN depending on its growth method. Since Al-rich TiN has a more  $n$ -type effective workfunction, stacks with higher amount of Al diffused into TiN translate into lower EWF values (that is, more  $n$ -type EWF). And, TiN (least in Al-rich) is selected for  $p$ -type workfunction as shown in Tables 9.1 and 9.2.

### 9.3.2 WIDTH QUANTIZATION

One of the major differences between a FinFET and a planar MOSFET device is the fact that the FinFET device consists of multiple small unit fins of height  $H_{fin}$  and fin thickness  $t_{fin}$ . As discussed in Chapter 5, the width of a FinFET device is given by

$$W = n \times (2H_{fin} + t_{fin}) \quad (9.5)$$

where:

$n$  is the number of fins of a device and  $n = 1, 2, 3, \dots, n$

The factor “2” in  $H_{fin}$  is due to two sidewall gates

Equation 9.5 shows that the width  $W$  of a FinFET depends on the integer  $n$ , the number of fins used to build a device and thus quantized. This is referred to as the “width quantization.” This unique *width quantization* property of FinFETs is due to the constraint in patterning multiple height FinFETs at a technology node [79]. Due to the technology complexities, only fins of constant height are patterned by lithography techniques as discussed in Chapter 4. Thus, a large device is designed using multiple unit fins. As a result, the larger devices with multiple unit fins are susceptible to random  $V_{th}$  variation among fins due to RDD within each fin channel and therefore, the effect of dopant fluctuations must be considered on device performance [80].

The width quantization severely impacts the device leakage current distribution due to random  $V_{th}$  variation [79]. The width quantization-induced FinFET leakage current can potentially lead to the chip failure due to insufficient noise margin, inaccurate full chip power estimates, and improper guidelines for leakage-sensitive circuits [81]. Also, width quantization is critical for analog application. In analog IC design,  $W$  is a circuit design parameter and is a continuous variable. However, due to width quantization, the design parameter  $W$  is a set of small positive integers instead


of a continuous variable. Thus, the width quantization poses a severe challenge in FinFET circuit design and therefore, requires width quantization aware FinFET circuit design with advanced statistical modeling techniques for accurate prediction of the leakage current distribution due to width quantized FinFET devices in VLSI circuits [81]. Furthermore, the width quantization increases the complexities and number of layout design rules including spacing rules to reduce coupling, SADP rules for fin patterning, and dummy gate rules for replacement metal gate.

9.3.3 CRYSTAL ORIENTATION


Traditionally, CMOS ICs are fabricated on silicon substrates with a  $\langle 100 \rangle$  crystalline orientation due to their high electron mobility compared to hole mobility [82–85] as shown in Figure 9.1 and reduced interface trap density. Similar mobility trends are observed for high- $k$  gate dielectric as gate oxide as shown in Figure 9.2 [86].

Figure 9.3(a) shows the layout of IC devices at different crystal orientations to optimize electron and hole mobilities. As shown in Figure 9.3(a), the device orientation, (1) *perpendicular* and (4) *parallel* to the wafer flat or notch, the channel surface lies in the  $\langle 110 \rangle$  plane where the hole mobility is the highest, whereas the electron mobility is the lowest (Figures 9.1 and 9.2). On the other hand, the device orientation, (2) at a 45-degree angle, the channel surface lies in the  $\langle 100 \rangle$  plane, the hole mobility is the lowest and electron mobility is the highest (Figures 9.1 and 9.2). For any intermediate orientations, such as position (3), the electron and hole mobilities are at intermediate values [86,87].


Figure 9.3(b) shows a FinFET structure standing vertically on the wafer pedestal, hence the fin surface is orientated in the multiple crystal planes. Thus, the orientation of the fins depends on layout. This poses a serious challenge in layout design and fin patterning. In a FinFET, the conducting channel lies on the sidewall of a silicon



**FIGURE 9.1** Carrier mobility for  $\langle 100 \rangle$ ,  $\langle 110 \rangle$ , and  $\langle 111 \rangle$  bulk-silicon crystal surfaces as a function of effective electric field for conventional nitrided oxide: (a) electron mobility; (b) hole mobility [86].



**FIGURE 9.2** Carrier mobility for  $\langle 100 \rangle$ ,  $\langle 110 \rangle$ , and  $\langle 111 \rangle$  bulk-silicon crystal surfaces as a function of effective electric field for high- $k$  gate dielectric: (a) electron mobility; (b) hole mobility [86].



**FIGURE 9.3** Device orientation on wafer for mobility optimization: (a) device orientation, (1) perpendicular or (4) parallel to the wafer flat offers highest hole mobility, (2) at a 45-degree angle to the wafer flat offers highest electron mobility, and at any intermediate position, intermediate values of electron and hole mobilities can approximate the  $\langle 111 \rangle$  plane; (b) FinFET  $\langle 110 \rangle$  orientation parallel to wafer flat, the electron and hole mobilities are at intermediate values.

pillar (fin channel). Thus, in a standard  $\langle 100 \rangle$  wafer, where the gate and active fin area are aligned either perpendicular or parallel to the wafer flat, the device channel lies in the  $\langle 110 \rangle$  plane. However, if the transistor layout is rotated by a 45-degree in the plane of the wafer, then the resulting orientation of the device channel is  $\langle 100 \rangle$ . With an intermediate rotation, the electron and hole mobilities are at intermediate values between  $\langle 100 \rangle$  and  $\langle 110 \rangle$  orientations, which can be approximated to  $\langle 111 \rangle$  surface.


In FinFET layout design, all devices can be drawn at different angles relative to the wafer flat or notch to achieve  $\langle 100 \rangle$ ,  $\langle 110 \rangle$ , and  $\langle 111 \rangle$  orientations and maximize

mobility values for both  $n$ FinFET and  $p$ FinFET devices. The optimum mobility scheme to align the channels of  $n$ FinFET and  $p$ FinFET to lie in the  $\langle 100 \rangle$  and  $\langle 110 \rangle$  planes, respectively, can be achieved by rotating the layout of one of the two device types by a 45-degree angle. Although either the  $n$ FinFET or  $p$ FinFET device could be rotated depending on the wafer flat direction, however, the rotation of the  $n$ FinFET is preferable due to its smaller size. In either case, it is a lithography challenge to define minimum line-widths in both 0- and 45-degree rotations. In addition, under this orientation scheme of  $\langle 100 \rangle$  for  $n$ FinFET and  $\langle 110 \rangle$  for  $p$ FinFET devices, a 40% area penalty is incurred for small devices due to the area overhead required for implementation of a 45-degree device rotation [86].

Again, compared to the traditional  $\langle 100 \rangle$  orientation, the wafers with  $\langle 110 \rangle$  and  $\langle 111 \rangle$  orientations improve the area efficiency due to reduced requirement for  $p$ FinFET width and hence the stronger  $p$ FinFET current drive per unit width. For a  $\langle 110 \rangle$  wafer substrate, the layout area penalty could be minimized since the FinFET side-walls of  $\langle 100 \rangle$  and  $\langle 110 \rangle$  orientations are at right angles to each other. Then  $n$ FinFET and  $p$ FinFET devices can be drawn parallel and perpendicular to  $\langle 110 \rangle$  wafer flat direction. This may still incur a minor area penalty, but it would be significantly reduced from the orientation scheme in which one device type is rotated by 45 degrees [86].

### 9.3.4 SOURCE-DRAIN SERIES RESISTANCE

One of the challenges of FinFET device technology is achieving low source-drain series resistance. High source-drain resistance of FinFET devices poses a severe challenge to analog design due to the degradation of device conductance. Typically, merged raised source-drain (RSD) regions as shown in Figure 9.4 are used to achieve lower source-drain series resistance. However, the control of the growth of the RSD epitaxial layer can be challenging and may cause an increase in the defect density. Furthermore, stress provided by merged fins for strained-silicon fin channel is more difficult to control than unmerged fins.



**FIGURE 9.4** Merged raised source-drain structure using selective epitaxial growth SiGe layer to reduce the source-drain series resistance.

## 9.4 CHALLENGES IN FinFET CIRCUIT DESIGN

As the critical dimension of VLSI circuits approaches atomic size near the 3 nm regime, the VLSI circuit designs are becoming increasingly challenging. In designing VLSI circuits using near atomic scale FinFET devices, many issues including high leakage current, low gain, width quantization, and the sensitivity and tolerance of the manufacturing process become extremely critical and must be pre-estimated. With the increasing technical challenges in the circuit design to achieve the CD limit near the 3 nm regime, the circuit design methodologies are continuously evolving to provide novel solutions to address many of these challenges.

## 9.5 SUMMARY

This chapter presented an overview of the major challenges of the FinFET process, device, and circuit design in manufacturing VLSI circuits and systems. First of all, the lithography challenges such as overlay, pitch walking, and edge placement error, as well as high cost to the currently used 193 nm ArF immersion lithography with SADP and SAQP techniques for 22 nm technology node and beyond are highlighted. Though these issues of the current lithography can be minimized using the EUV lithography technique, it is challenging to implement the EUV lithography technique in high volume manufacturing of FinFETs due to its high cost.

After discussions on lithography challenges, the FinFET process integration challenges related to gate and spacer patterning, patterning of uniform fins, and the SEG SiGe stressor material on raised source-drain regions are overviewed. The SEG layers on FinFETs may cause serial problems including strain relaxation on fins-faceted shape leading to higher defect density and pattern dependency effect due to different transistor architecture and their density in the chip. Then the challenges in the high- $k$  and metal gate processing and thermal instability of  $\text{HfO}_2$ /silicon interface for the integration of  $\text{HfO}_2$  as the gate dielectric for FinFETs are discussed. In addition, the challenge in controlling gate workfunction using Al implant in TiN metal gate is highlighted.

Next, the challenges to fin doping and controlling fin dimensions of FinFETs are overviewed. It is discussed that the conformal doping challenge is due to the shadowing caused by the neighboring fins during ion implant of the fins in an array. The conformal distribution of dopants is required to mitigate the risk of drive current degradation. To overcome the challenges of conformal doping, plasma doping with optimized process parameters can be used. On controlling fin dimensions, it is challenging to define the fin height by etching the STI oxide. The variation in fin height influences electrical properties of transistors such as  $V_{th}$ . This indicates that (dry or wet) etching must be controlled in the FinFET fabrication process.

After discussing the process technology challenges, the major device technology challenges such as width quantization, multiple- $V_{th}$  transistors at a technology node, and optimal crystal orientation in FinFET layout design to achieve high mobility for both  $n$ FinFETs and  $p$ FinFETs are overviewed. The width quantization imposes some challenges on VLSI circuit design, especially for analog applications. Limitation of



$V_{th}$ -tuning or multiple- $V_{th}$  transistors limits the application of FinFETs in analog circuit and mixed-signal applications. The channel orientation, such as  $\langle 110 \rangle$  sidewall planes for higher hole mobility and  $\langle 100 \rangle$  sidewall planes for higher electron mobility, poses challenges in layout design. A hybrid orientation scheme might be difficult to implement in practice. Finally, a brief overview of the challenges in circuit design is presented.

Most of the challenges discussed in this chapter are in development or partially solved. However, the most critical issue of achieving atomic scale FinFETs near 3 nm is the significant increase in the manufacturing cost due to the necessity for the implementation of new materials and innovative techniques.

## REFERENCES

1. G.E. Moore, "Cramming more components onto integrated circuits," *Electronics*, 38(8), pp. 114–117, 1965.
2. Y.S. Chauhan, D.D. Lu, S. Venugopalan, *et al.*, *FinFET Modeling for IC Simulation and Design: Using the BSIM-CMG Standard*, Academic Press, San Diego, CA, 2015.
3. S.K. Saha, *Compact Models for Integrated Circuit Design: Conventional Transistors and Beyond*, CRC Press, Taylor & Francis Group, Boca Raton, FL, 2015.
4. K.J. Kuhn, "Considerations for ultimate CMOS scaling," *IEEE Transactions on Electron Devices*, 59(7), pp. 1813–1828, 2012.
5. S. Saha, "Scaling considerations for high performance 25 nm metal-oxide-semiconductor field-effect transistors," *Journal of Vacuum Science and Technology B*, 19(6), pp. 2240–2246, 2001.
6. Y. Taur, D.A. Buchanan, W. Chen, *et al.*, "CMOS scaling into the nanometer regime," *Proceedings of the IEEE*, 85(4), pp. 486–504, 1997.
7. J.-P. Colinge (ed.), "The SOI MOSFET: From single gate to multigate." In: *FinFETs and Other Multi-Gate Transistors*, pp. 2–4, Tyndall National Institute, Cork, Ireland, 2008.
8. A. Veloso, L.A. Ragnarsson, M.J. Cho, *et al.*, "Gate-last vs. gate-first technology for aggressively scaled EOT logic/RF CMOS." In: *Symposium on VLSI Technology*, pp. 34–35, 2011.
9. H.H. Radamson, Y. Zhang, X. He, *et al.*, "The challenges of advanced CMOS process from 2D to 3D," *Applied Sciences*, 7(10), p. 1047, 2017.
10. N. Collaert (ed.), *CMOS Nanoelectronics*, Pan Stanford Publishing, Singapore, 2013.
11. F.G. Pikus and A. Torres, "Advanced multi-patterning and hybrid lithography techniques." In: *Proceedings of the Asia and South Pacific Design Automation Conference*, pp. 611–616, 2016.
12. H. Yaegashi, "Pattern fidelity control in multi-patterning towards 7 nm node." In: *Proceedings of the IEEE International Conference on Nanotechnology*, pp. 452–455, 2016.
13. J. Jiang, S. Chakrabarty, M. Yu, and C.K. Ober, "Metal oxide nanoparticle photoresists for EUV patterning," *Journal of Photopolymer Science and Technology*, 27(5), pp. 663–666, 2014.
14. D.D. Simone, M. Mao, F. Lazzarino, and G. Vandenberghe, "Metal containing resist readiness for HVM EUV lithography," *Journal of Photopolymer Science and Technology*, 29(3), pp. 501–507, 2016.
15. D. Mamezaki, M. Watanabe, T. Harada, and T. Watanabe, "Development of the transmittance measurement for EUV resist by direct resist coating on a photodiode," *Journal of Photopolymer Science and Technology*, 29(5), pp. 749–752, 2016.
16. Y. Yoda, A. Hayakawa, S. Ishiyama, *et al.*, "Next-generation immersion scanner optimizing on-product performance for 7 nm node." In: *Proceedings of the SPIE Conference on Optical Microlithography XXIX*, vol. 9780, 2016.

17. A. Wojdyla, A. Donoghue, M.P. Benk, *et al.*, “Aerial imaging study of the mask-induced line-width roughness of EUV lithography masks.” In: *Proceedings of the SPIE Conference on Extreme Ultraviolet (EUV) Lithography VII*, vol. 9776, 2016.
18. A.O. Antohe, D. Balachandran, L. He, *et al.*, “SEMATECH produces defect-free EUV mask blanks: Defect yield and immediate challenges.” In: *Proceedings of the SPIE Conference on Extreme Ultraviolet (EUV) Lithography VI*, vol. 9422, 2015.
19. C.-H. Jan, U. Bhattacharya, R. Brain, *et al.*, “A 22 nm SoC platform technology featuring 3-D tri-gate and high-k/metal gate, optimized for ultra low power, high performance and high density SoC applications.” In: *IEEE International Electron Devices Meeting Technical Digest*, vol. 21, pp. 44–47, 2012.
20. C.-H. Jan, M. Agostinelli, M. Buehler, *et al.*, “A 32 nm SoC platform technology with 2nd generation high-k/metal gate transistors optimized for ultra low power, high performance, and high density product applications.” In: *IEEE International Electron Devices Meeting Technical Digest*, pp. 647–650, 2009.
21. K.J. Kuhn, A. Murthy, R. Kotlyar, and M. Kuhn, “Past, present and future: SiGe and CMOS transistor scaling,” *ECS Transactions*, 33(6), pp. 3–17, 2010.
22. N. Kise, H. Kinoshita, A. Yukimachi, *et al.*, “Fin width dependence on gate controllability of InGaAs channel FinFETs with regrown source/drain,” *Solid-State Electronics*, 126, pp. 92–95, 2016.
23. A.P. Jacob, R. Xie, M.G. Sung, *et al.*, “Scaling challenges for advanced CMOS devices,” *International Journal of High Speed Electronics and Systems*, 26(1/2), pp. 2–76, 2017.
24. T. Matsukawa, Y. Liu, K. Endo, *et al.*, “Variability origins of FinFETs and perspective beyond 20 nm node.” In: *Proceedings of the IEEE International SOI Conference*, pp. 1–28, 2011.
25. J. Kavalieros, B. Doyle, S. Datta, *et al.*, “Tri-gate transistor architecture with high-k gate dielectrics, metal gates and strain engineering.” In: *Symposium on VLSI Technology*, pp. 50–51, 2006.
26. K.J. Kuhn, “CMOS transistor scaling past 32 nm and implications on variation.” In: *Proceedings of the IEEE/SEMI Advanced Semiconductor Manufacturing Conference*, pp. 241–246, 2010.
27. A. Veloso, A. De Keersgieter, P. Matagne, *et al.*, “Advances on doping strategies for triple-gate finFETs and lateral gate-all-around nanowire FETs and their impact on device performance,” *Material Science in Semiconductor Processing*, 62, pp. 2–12, 2017.
28. M.I. Current, “Ion implantation of advanced silicon devices: Past, present and future,” *Material Science and in Semiconductor Processing*, 62, pp. 13–22, 2017.
29. K.-W. Ang, J. Barnett, W.-Y. Loh, *et al.*, “300 mm FinFET results utilizing conformal, damage free, ultra shallow junctions (Xj\_5 nm) formed with molecular monolayer doping technique.” In: *IEEE International Electron Devices Meeting Technical Digest*, pp. 837–840, 2011.
30. S. Pidín, T. Mori, K. Inoue, *et al.*, “A novel strain enhanced CMOS architecture using selectively deposited high tensile and high compressive silicon nitride films.” In: *IEEE International Electron Devices Meeting Technical Digest*, pp. 213–216, 2004.
31. N. Xu, B. Ho, M. Choi, *et al.*, “Effectiveness of stressors in aggressively scaled FinFETs,” *IEEE Transactions on Electron Devices*, 59(6), pp. 1592–1598, 2012.
32. T. Ghani, M. Armstrong, C. Auth, *et al.*, “A 90 nm high volume manufacturing logic technology featuring novel 45 nm gate length strained silicon CMOS transistors.” In: *IEEE International Electron Devices Meeting Technical Digest*, pp. 978–980, 2003.
33. C. Auth, C. Allen, A. Blattner, *et al.*, “A 22 nm high performance and low-power CMOS technology featuring fully-depleted tri-gate transistors, self-aligned contacts and high density MIM capacitors.” In: *IEEE International Electron Devices Meeting Technical Digest*, pp. 131–132, 2012.

34. S. Thompson, G. Sun, K. Wu, *et al.*, "Key differences for process-induced uniaxial vs. substrate-induced biaxial stressed Si and Ge channel MOSFETs." In: *IEEE International Electron Devices Meeting Technical Digest*, pp. 221–224, 2004.
35. K. Mistry, C. Allen, C. Auth, *et al.*, "A 45 nm logic technology with high-k + metal gate transistors, strained silicon, 9 Cu interconnect layers, 193 nm dry patterning, and 100% Pb-free packaging." In: *IEEE International Electron Devices Meeting Technical Digest*, pp. 247–250, 2007.
36. H. Xiao, *3D IC Devices Technologies, and Manufacturing*, SPIE Press, Bellingham, WA, 2016.
37. D. Dutartre, A. Talbot, and N. Loubet, "Facet propagation in Si and SiGe epitaxy or etching," *ECS Transaction*, 3(7), pp. 473–487, 2006.
38. S. Mujumdar, K. Maitra, and S. Datta, "Layout-dependent strain optimization for p-channel trigate transistors," *IEEE Transactions on Electron Devices*, 59(1), pp. 72–78, 2012.
39. J. Hållstedt, M. Kolaoudou, R. Ghandi, *et al.*, "Pattern dependency in selective epitaxy of B-doped SiGe layers for advanced metal oxide semiconductor field effect transistors," *Journal of Applied Physics*, 103(5), p. 4907, 2008.
40. M. Kolaoudou, J. Hållstedt, A. Khatibi, *et al.*, "Comprehensive evaluation and study of pattern dependency behavior in selective epitaxial growth of B-doped SiGe layers," *IEEE Transactions on Nanotechnology*, 8(3), pp. 291–297, 2009.
41. G. Wang, M. Moeen, A. Abedin, *et al.*, "Impact of pattern dependency of SiGe layers grown selectively in source/drain on the performance of 22 nm node pMOSFETs," *Solid-State Electronics*, 114(12), pp. 43–48, 2015.
42. C. Qin, G. Wang, M. Kolaoudou, *et al.*, "Impact of pattern dependency of SiGe layers grown selectively in source/drain on the performance of 14 nm node FinFETs," *Solid-State Electronics*, 124(10), pp. 10–15, 2016.
43. M. Johansson, M.Y.A. Yousif, P. Lundgren, *et al.*, "HfO<sub>2</sub> gate dielectrics on strained-Si and strained-SiGe layers," *Semiconductor Science and Technology*, 18(9), pp. 820–826, 2003.
44. J.H. Choi, Y. Mao, and J.P. Chang, "Development of hafnium based high-k materials - A review," *Material Science and Engineering: R: Report*, 72(6), pp. 97–136, 2011.
45. Y.B. Zheng, S.J. Wang, and C.H.A. Huan, "Microstructure-dependent band structure of HfO<sub>2</sub> thin films," *Thin Solid Films*, 504(1–2), pp. 197–200, 2006.
46. W.S. Hwang, C. Shen, X. Wang, *et al.*, "A novel hafnium carbide HfCx metal gate electrode for NMOS device application." In: *Symposium on VLSI Technology*, pp. 156–157, 2007.
47. S.M. George, "Atomic layer deposition: An overview," *Chemical Reviews*, 110(1), pp. 111–131, 2010.
48. R.L. Puurunen, "Surface chemistry of atomic layer deposition: A case study for the trimethylaluminum/water process," *Journal of Applied Physics*, 97(12), p. 1301, 2005.
49. W.P. Maszara and M.R. Lin, "FinFETs-Technology and circuit design challenges." In: *Proceedings of the ESSCIRC*, pp. 3–8, 2013.
50. T. Mérelle, G. Curatola, A. Nackaerts, *et al.*, "First observation of FinFET specific mismatch behavior and optimization guidelines for SRAM scaling." In: *IEEE International Electron Devices Meeting Technical Digest*, pp. 241–244, 2008.
51. S. Maeda, Y. Ko, J. Jeong, *et al.*, "3 dimensional scaling extensibility on epitaxial source drain strain technology toward Fin FET and Beyond." In: *Symposium on VLSI Technology*, pp. T88–T89, 2013.
52. S.K. Saha, "Modeling process variability in scaled CMOS technology," *IEEE Design and Test of Computers*, 27(2), pp. 8–16, 2010.
53. R. Huang, R. Wang, J. Zhuge, *et al.*, "Characterization and analysis of gate-all-around Si nanowire transistors for extreme scaling." In: *Proceedings of the IEEE Custom Integrated Circuits Conference*, pp. 1–8, 2011.

54. C. Basaran and M. Lin, "Damage mechanics of electromigration in microelectronics copper interconnects," *International Journal of Materials and Structural Integrity*, 1(1/2/3), pp. 16–39, 2007.
55. B.J. Pawlak, R. Duffy, and A. De Keersgieter, "Doping strategies for FinFETs," *Materials Science Forum*, 573/574, pp. 333–338, 2008.
56. J.O. Borland, "Smartphones: Driving technology to more than Moore 3-D stacked devices/chips and more Moore FinFET 3-D Doping with High Mobility Channel Materials from 20/22 nm production to 5/7 nm exploratory Research," *ECS Transactions*, 69(10), pp. 11–20, 2015.
57. W. Vandervorst, P. Eyben, M. Jurzack, *et al.*, "Conformal doping of FINFETs: A fabrication and metrology challenge," *AIP Conference Proceedings of the International Symposium on VLSI Technology, Systems and Applications*, 1066(1), pp. 449–456, 2008.
58. R. Duffy and M. Shayesteh, "FinFET doping; material science, metrology, and process modeling studies for optimized device performance," *AIP Conference Proceedings of the International Conference on Ion Implantation Technology*, 1321(1), pp. 17–22, 2011.
59. B. Colombeau, B. Guo, H.J. Gossmann, *et al.*, "Advanced CMOS devices: Challenges and implant solutions," *Physica Status Solidi (a)*, 211(1), pp. 101–108, 2014.
60. B.S. Wood, F.A. Khaja, B.P. Colombeau, *et al.*, "Fin doping by hot implant for 14 nm FinFET technology and beyond," *ECS Transactions*, 58(9), pp. 249–256, 2013.
61. S. Barraud, V. Lapras, M.P. Samson, *et al.*, "Vertically stacked-nanowires MOSFETs in a replacement metal gate process with inner spacer and SiGe source/drain." In: *IEEE International Electron Devices Meeting Technical Digest*, pp. 464–467, 2016.
62. S. Banna and A. Agarwal, "Pulsed high-density plasmas for advanced dry etching processes," *Journal of Vacuum Science & Technology A*, 30(4), pp. 801–829, 2012.
63. K.J. Kanarik, G. Kamarthy, and R.A. Gottscho, "Plasma etch challenges for FinFET transistors," *Solid State Technology*, 55(3), pp. 15–20, 2012.
64. K. Endo, S. Noda, M. Masahara, *et al.*, "Fabrication of FinFETs by damage-free neutral-beam etching technology," *IEEE Transactions on Electron Devices*, 53(8), pp. 1826–1832, 2006.
65. M. Honda and T. Katsunuma, "Etch challenges and evolutions for atomic-order control." In: *Proceedings of the IEEE 16th International Conference on Nanotechnology*, pp. 448–451, 2016.
66. C. Auth, A. Cappellani, J.-S. Chun, *et al.*, "45 nm High-k + metal gate strain-enhanced transistors." In: *Symposium on VLSI Technology*, pp. 128–129, 2008.
67. F. Sebaai, J.I. Del Agua Borniquel, R. Vos, *et al.*, "Poly-silicon etch with diluted ammonia: Application to replacement gate integration scheme," *Solid State Phenomena*, 145/146, pp. 207–210, 2009.
68. F. Sebaai, A. Veloso, M. Claes, *et al.*, "Poly-silicon wet removal for replacement gate integration scheme: Impact of process parameters on the removal rate," *Solid State Phenomena*, 187, pp. 53–56, 2012.
69. H. Takahashi, M. Otsuji, J. Snow, *et al.*, "Wet etching behavior of poly-Si in TMAH solution," *Solid State Phenomena*, 195, pp. 42–45, 2012.
70. D.M. Knotter, "Etching mechanism of vitreous silicon dioxide in HF-based solutions," *Journal of American Chemical Society*, 122(18), pp. 4345–4351, 2000.
71. H. Kikyuama, N. Miki, K. Saka, *et al.*, "Principles of wet chemical processing in ULSI microfabrication," *IEEE Transactions on Semiconductor Manufacturing*, 4(1), pp. 26–35, 1991.
72. H. Robbins and B. Schwartz, "Chemical etching of silicon: I. The system HF, HNO<sub>3</sub>, and H<sub>2</sub>O," *Journal of Electrochemical Society*, 106(6), pp. 505–508, 1959.

73. K. Yoshimoto, M.P. Stoykovich, H.B. Cao, *et al.*, "A two-dimensional model of the deformation of photoresist structures using elastoplastic polymer properties," *Journal of Applied Physics*, 96(4), pp. 1857–1865, 2004.
74. N. Tas, T. Sonnenberg, H. Jansen, *et al.*, "Stiction in surface micromachining," *Journal of Micromechanics and Microengineering*, 6(4), pp. 385–397, 1996.
75. G.K. Chang, T.K. Carns, S.S. Rhee, *et al.*, "Selective etching of SiGe on SiGe/Si heterostructures," *Journal of Electrochemical Society*, 138(1), pp. 202–204, 1991.
76. T.K. Cams, M.O. Tanner, and K.L. Wang, "Chemical etching of  $\text{Si}_{1-x}\text{Ge}_x$  in  $\text{HF}:\text{H}_2\text{O}_2:\text{CH}_3\text{COOH}$ ," *Journal of Electrochemical Society*, 142(4), pp. 1260–1266, 1995.
77. B. Holländer, D. Buca, S. Mantl, and J.M. Hartmann, "Wet chemical etching of Si,  $\text{Si}_{1-x}\text{Ge}_x$ , and Ge in  $\text{HF}:\text{H}_2\text{O}_2:\text{CH}_3\text{COOH}$ ," *Journal of Electrochemical Society*, 157(6), pp. 643–646, 2010.
78. K.W. Ostyn, F. Sebaai, J. Rip, *et al.*, "Selective etch of Si and SiGe for gate all-around device architecture," *ECS Transactions*, 69(8), pp. 147–152, 2015.
79. E.J. Nowak, I. Aller, T. Ludwig, *et al.*, "Turning silicon on its edge [double gate CMOS/FinFET technology]," *IEEE Circuits and Devices Magazine*, 20(1), pp. 20–31, 2004.
80. S.K. Saha, "Modeling statistical dopant fluctuations effect on threshold voltage of scaled JFET devices," *IEEE Access*, 4, pp. 507–513, 2016.
81. J. Gu, J. Keane, S. Sapatnekar, and C. Kim, "Width quantization aware FinFET circuit design." In: *IEEE Custom Integrated Circuits Conference*, pp. 337–340, 2006.
82. T. Sato, Y. Takeishi, and H. Hara, "Mobility anisotropy of electrons in inversion layers on oxidized silicon surfaces," *Physical Review Part B, Condensed Matter*, 4(6), pp. 1950–1960, 1971.
83. M. Yang, E.P. Gusev, M. Jeong, *et al.*, "Performance dependence of CMOS on silicon substrate orientation for ultrathin oxynitride and  $\text{HfO}_2$  gate dielectrics," *IEEE Electron Device Letters*, 24(5), pp. 339–341, 2003.
84. M. Kinugawa, M. Kakumu, T. Usami, and J. Matsunaga, "Effects of silicon surface orientation on submicron CMOS devices." In: *IEEE Electron Devices Meeting Technical Digest*, pp. 581–584, 1985.
85. S. Takagi, A. Toriumi, M. Iwase, and H. Tango, "On the universality of inversion layer mobility in Si MOSFETs: Part II – Effects of surface orientation," *IEEE Transactions on Electron Devices*, 41(12), pp. 2363–2368, 1994.
86. L. Chang, M. Jeong, and M. Yang, "CMOS circuit performance enhancement by surface orientation optimization," *IEEE Transactions on Electron Devices*, 51(10), pp. 1621–1627, 2004.
87. L. Chang, Y.-K. Choi, D. Ha, *et al.*, "Extremely scaled silicon nano-CMOS Devices," *Proceeding of the IEEE*, 91(11), pp. 1860–1873, 2003.