Current state of GCC support for PPU

Arthur Heimbrecht

November 22, 2016

Basic compiling structure

2 PPU programming until now

3 Current state of PPU backend

Basic compiling structure

Basic compiler structure

Front-end

- recognizes language
- pre-processing
- type checking
- genreatesImmediateRepresentation

Middle-end

- general optimizations to IR
- "compiler magic"
- passes IR

Back-end

- target specific
- further/final optimization
- register allocation (spilling)
- generates assembly code

Basic compiling structure

Assembler and Linker

Assembler

- relative memory handling (notes)
- resolving references
- generates object files

Linker

- absolute memory handling
- links object files and references
- ullet \rightarrow machine instructions

Compiler backend

Key points

- target files: target.h, target.md, target.c
- important "variables"
 - register_types, _numbers, _names
 - wordsize
 - basic insns
 - constraints ('r', 'm'...)
- PPU characteristics:
 - Power ISA
 - ▶ 32 general registers (32-bit) and 32 vector registers (128-bit)
 - additional synram




Figure 1: Schematic PPU structure, Friedmann et al. "Demonstrating Hybrid Learning in a Flexible Neuromorphic Hardware System", p.7 fig.10, Universität Heidelberg, 2016

PPU programming until now

- binutils patch + fxv.h
 - close to actual assembly
 - efficient execution
- not user-friendly
- reaccuring code

code

```
fxv_array_t v1,v2,v3;
fxv_splatb (1,1);
fxv_store (&v1, 1);
fxv_splatb (2,2);
fxv_store (&v2, 2);
fxv_add (0,1,2);
fxv_store (&v3, 0);
```

machine instructions

```
28: li
               r9,257
2c: fxvsplath 1,r9
30: addi
              r9.r31.8
               1,0,r9
34: fxvstax
38: 1i
               r9.514
3c: fxvsplath 2,r9
40:
    addi
               r9, r31, 12
44: fxvstax
               2,0,r9
48: fxvaddbm
               0,1,2
4c: addi
               r9, r31, 16
50: fxvstax
               0.0.r9
```

- start with rs/6000 back-end
- add header files and command line option -ms2pp
- ullet add s2pp register type o overloaded float regs
 - needed own internal vector type, bit-masks,...
 - AltiVec as blueprint
 - a lot of trouble
- basic insns
- support vector type and built-ins
- implement "helper functions"

Create built-in function in 3,5 steps

- s2pp.md
 - create insn in RTL
- rs6000-builtin.c
 - define built-in name
 - connect with insn
- rs6000-c.c
 - set output/input type
 - built-in already works
- 3 s2pp.h
 - define built-in aliases
 - suggestions for name convention?

Code comparison

old code

```
fxv_array_t v1, v2, v3;
fxv_splatb (1,1);
fxv_store (&v1, 1);
fxv_splatb (2,2);
fxv_store (&v2, 2);
fxv_add (0,1,2);
fxv_store (&v3, 0);
```

old assembly code

```
28: li
             r9,257
2c: fxvsplath 1,r9
30: addi
              r9.r31.8
34: fxvstax 1,0,r9
38: 1i
              r9.514
3c: fxvsplath 2,r9
   addi
40:
              r9, r31, 12
44: fxvstax 2,0,r9
48: fxvaddbm
              0,1,2
4c: addi
              r9, r31, 16
50: fxvstax
              0.0.r9
```

new code

```
vector unsigned char
v1, v2, v3;
v1 = fxv_splat(1);
v2 = fxv_splat(2);
v3 = fxv_add(v1, v2);
```

Code comparison

old code

```
fxv_array_t v1, v2, v3;
fxv_splatb (1,1);
fxv_store (&v1, 1);
fxv_splatb (2,2);
fxv_store (&v2, 2);
fxv_add (0,1,2);
fxv_store (&v3, 0);
```

new assembly code

```
64: fxvsplatb 12,r1
68: 1i
              r9.16
6c: fxvstax
             12,r31,r9
70: fxvsplatb 12,r2
74: 1i
             r9.32
78: fxvstax 12,r31,r9
80: fxvlax
             11, r31, r9
84: li
             r9,32
88: fxvlax 12,r31,r9
8c: fxvaddbm 12.11.12
90: li
              r9,48
94: fxvstax
              12, r31, r9
```

new code

```
vector unsigned char
v1, v2, v3;
v1 = fxv_splat(1);
v2 = fxv_splat(2);
v3 = fxv_add(v1. v2);
```

Conclusion

- partly usable
- add remaining insns and built-ins
- add more complex built-ins? (e.g. multipy and add, scalar multiplication...)
- write manual
- write patch

Questions or Suggestions?