Currently known bugs/features of the PPU

Arthur Heimbrecht

February 7, 2017

Conditionals

2 fxvsplatb

syncing

4 Appendix

fxv.h content

There is this comment in fxv.h

```
...

/** Bugfix for fxvsplatb in HICANN-DLS v1 !

* This instruction has incorrect hazard detection for the general-purpose register

* argument. E.g.:

* lis r9, 15

* fxvsplatb 1, r9

* will use the old value of register r9.

*

* The fix uses the fxvsplath instruction, which does hazard detection correctly. */

/*#define fxv_splatb(x, y) _fxv_insn_gprl("fxvsplatb", x, y)

#define _fxv_splatb(rt, gpra) \

asm volatile("fxvsplathu," #rt ", U[a]" \

:: [a] "r"(((gpra) & Oxff) << 8) | ((gpra) & Oxff) ))

#define fxv_splatb(x, y) _fxv_splatb(x, y)

/* End of bugfix for fxvsplatb */
```

problem

```
li %r0, 0
...
li %r0, 1
fxvsplatb 0, %r0
```

expected result and actual result

ignore problem / correct fxv.h?

expected result according to fxv.h

conditionals

```
li %r0, 1
li %r1, 0x2222
li %r2, 0x3333
fxvsplath 0, %r0
fxvsplath 1, %r1
fxvsplath 2, %r2
fxvsplath 3, %r0
fxvsplath 4, %r0
fxvcmph 0
fxvaddhm 3, 1, 2, 1
fxvaddhm 4, 2, 2, 2
```

expected result

actual result

possible workarounds with fxvsel

this is pretty but only valid for airthmeitc without accumulator

zeros

```
li %r0, 0
li %r1, 1
li %r2, 0x2222
li %r3, 0x3333
fxvsplath 0, %r0
fxvsplath 1, %r1
fxvsplath 2, %r2
fxvsplath 3, %r3
fxvsplath 4, %r1
fxvsplath 5, %r1
fxvcmph 1
fxvaddhm 4, 2, 1, 0
fxvsel 4, 4, 0, 1
fxvaddhm 5, 3, 3, 0
fxvsel 5, 5, 0, 2
```

```
vr0: 0000 0000 0000 0000
vr1: 0001 0001 0001 0001
vr2: 2222 2222 2222 2222
vr3: 3333 3333 3333 3333
vr4: 5555 5555 5555 5555
vr5: 0000 0000 0000 0000
```

previous content

```
li %r0, 0
li %r1, 1
li %r2, 0x2222
li %r3, 0x3333
fxvsplath 0, %r0
fxvsplath 1, %r1
fxvsplath 2, %r2
fxvsplath 3, %r3
fxvsplath 4, %r1
fxvsplath 5, %r1
fxvcmph 1
fxvaddhm 0, 2, 1, 0
fxvsel 4, 0, 4, 1
fxvaddhm 0, 3, 3, 0
fxvsel 5, 0, 5, 2
```

```
vr0: 0000 0000 0000 0000
vr1: 0001 0001 0001 0001
vr2: 2222 2222 2222
vr3: 3333 3333 3333 3333
vr4: 5555 5555 5555
vr5: 0001 0001 0001 0001
```

first operand's value

```
li %r1, 1
li %r2, 0x2222
li %r3. 0x3333
fxvsplath 1, %r1
fxvsplath 2, %r2
fxvsplath 3, %r3
fxvsplath 4, %r1
fxvsplath 5, %r1
fxvcmph 1
fxvaddhm 4, 2, 1, 0
fxvsel 4, 4, 2, 1
fxvaddhm 5, 3, 3, 0
fxvsel 5, 5, 3, 2
vr0: 0000 0000 0000 0000
vr1: 0001 0001 0001 0001
vr2: 2222 2222 2222 2222
vr3: 3333 3333 3333 3333
vr4: 5555 5555 5555 5555
```

wr5 · 3333 3333 3333 3333

when is syncing needed

```
li %r0, 0x11
li %r2, 0x22
fxvsplatb 0, %r0
li %r1, 0x3000
stw %r2, 0(%r1)
fxvstax 0, 0, %r1
sync
li %r1, 0x3000
fxvsplatb 1, %r1
```

should this be done automatically or by the user? e.g. every time the user stores vectors by hand?

problem fxvmulhfs

```
li %r0, 0x11
li %r1, 0x22
fxvsplatb 0, %r0
fxvsplatb 0, %r0
```

add mulhfs testcase

workaround needed?

problem fxvpckbl, fxvupckbl, fxvupckbr

```
li %r0, 0x11
li %r1, 0x22
fxvsplatb 0, %r0
fxvsplatb 0, %r0
```

add mulhfs testcase

workaround needed?

possible workarounds with fxvaddhm

this abuses the the bug

zeros

```
li %r0. 0
li %r1, 1
li %r2, 0x2222
li %r3, 0x3333
fxvsplath 0, %r0
fxvsplath 1, %r1
fxvsplath 2, %r2
fxvsplath 3, %r3
fxvsplath 4, %r1
fxvsplath 5, %r1
fxvcmph 1
fxvaddhm 4, 0, 0, 0
fxvaddhm 4, 2, 1, 1
fxvaddhm 5, 0, 0, 0
fxvaddhm 5, 3, 3, 2
vr0: 0000 0000 0000 0000
vr1 · 0001 0001 0001 0001
vr2: 2222 2222 2222 2222
vr3: 3333 3333 3333 3333
vr4 - 5555 5555 5555 5555
vr5: 0000 0000 0000 0000
```

previous content

```
li %r0, 0
li %r1, 1
li %r2, 0x2222
li %r3, 0x3333
fxvsplath 0, %r0
fxvsplath 1, %r1
fxvsplath 2, %r2
fxvsplath 3, %r3
fxvsplath 4, %r1
fxvsplath 5, %r1
fxvcmph 1
fxvaddhm 4, 4, 0, 0
fxvaddhm 4, 2, 1, 1
fxvaddhm 5, 5, 0, 0
fxvaddhm 5, 3, 3, 2
```

vr0: 0000 0000 0000 0000

vr1: 0001 0001 0001 0001

vr2: 2222 2222 2222 2222

vr3: 3333 3333 3333 3333

vr4: 5555 5555 5555 5555

vr5: 0001 0001 0001 0001

first operand's value

```
li %r0, 0
li %r1, 1
li %r2, 0x2222
li %r3. 0x3333
fxvsplath 0, %r0
fxvsplath 1, %r1
fxvsplath 2, %r2
fxvsplath 3, %r3
fxvsplath 4, %r1
fxvsplath 5, %r1
fxvcmph 1
fxvaddhm 4, 2, 0, 0
fxvaddhm 4, 2, 1, 1
fxvaddhm 5, 3, 0, 0
fxvaddhm 5, 3, 3, 2
```