Implementing Pipelines


Arvind
Computer Science & Artificial Intelligence Lab.
Massachusetts Institute of Technology

Plan

- We will focus on some modules (FIFO, Register File, Scoreboard) needed to implement pipelines
- Introduce a new type of register called EHR to express more concurrency and Bypasses in Bluespec

Inelastic pipeline

control flow



Not quite correct!

```
rule sync-pipeline;
  inQ.deq;
  sReg1 <= f0(inQ.first);
  sReg2 <= f1(sReg1);
  outQ.enq(f2(sReg2));
endrule</pre>
```


This rule can fire only if

- inQ has an element
- outQ has space

Atomicity: Either *all* or *none* of the state elements inQ, outQ, sReg1 and sReg2 will be updated

Inelastic pipeline

starting and stopping




```
rule sync-pipeline;
  inQ.deq;
  sReg1 <= f0(inQ.first);
  sReg2 <= f1(sReg1);
  outQ.enq(f2(sReg2));
endrule</pre>
```

- Red and Green tokens must move even if there is nothing in inQ!
- Also if there is no token in sReg2 then nothing should be enqueued in outQ

Modify the rule to deal with these conditions by introducing a valid bit for each pipeline register


Inelastic Pipeline with proper control



sReg1 and sReg2 with valid bits are beginning to look like one-element fifos!

Rules for elastic pipeline

```
rule stage1;
  fifo1.enq(f0(inQ.first));
  inQ.deq; endrule
rule stage2;
  fifo2.enq(f1(fifo1.first));
  fifo1.deq; endrule
rule stage3;
  outQ.enq(f2(fifo2.first));
  fifo2.deq; endrule
```



- These rules are easy to write but introduce a new concern:
 - These rules can execute concurrently, only if fifos allow concurrent enq and deq
 - In our one-element fifo design, enq and deq were mutually exclusive!

	enq	deq	first
enq	С	ME	ME
deq	ME	С	>
first	ME	<	CF

No pipelining




One-Element FIFO

from L11-L12

```
module mkFifo (Fifo#(1, t));
  Reg#(t) d <- mkRegU;</pre>
  Reg#(Bool) v <- mkReg(False);</pre>
  method Action enq(t x) if (!v);
    v <= True; d <= x;</pre>
  endmethod
  method Action deq if (v);
    v <= False;</pre>
  endmethod
  method t first if (v);
    return d;
  endmethod
endmodule
```






	enq	deq	first
enq	С	ME	ME
deq	ME	С	>
first	ME	<	CF

ME = mutually exclusive


How about a Two-Element FIFO?



- Initially, both va and vb are false
- First enq will store the data in da and mark va true
- An enq can be done as long as vb is false;
- A deq can be done as long as va is true;
- Assume, if there is only one element in the FIFO, it resides in da

Two-Element FIFO

```
module mkCFFifo (Fifo#(2, t));
 //instantiate da, va, db, vb
  rule canonicalize if (vb && !va);
    da <= db;
    va <= True;</pre>
    vb <= False;</pre>
  endrule
  method Action enq(t x) if (!vb);
    begin db <= x; vb <= True; end</pre>
  endmethod
  method Action deq if (va);
    va <= False;</pre>
  endmethod
  method t first if (va);
    return da;
  endmethod
endmodule
```



	enq	deq	first	cano
enq	С	CF	CF	ME
deq	CF	С	>	ME
first	CF	<	CF	ME
cano	ME	ME	ME	С

Both enq and deq can execute concurrently but both are mutually exclusive with canonicalize.
Canonicalize rule introduces a dead cycle after an enq/deq

April 30, 2019 MIT 6.004 Spring 2019 L21-9

Bypassing in Bluespec

- In Bluespec one thinks of bypassing in terms of reducing the number of cycles it takes to execute two conflicting rules or methods
- For example, design a FIFO, where a rule can perform an enq on a full FIFO provided another rule performs a deq simultaneously
 - requires signaling from deq to enq
- Another example: Transform the rules on the right so that they execute concurrently, and ra < rb
 - requires communicating the value of x from ra to rb in the same cycle

Not possible in the subset of Bluespec you have seen so far!

```
rule ra;
    x <= y+1;
endrule
rule rb;
    y <= x+2;
endrule</pre>
```


Limitations of registers

- Using the register primitive no communication can take place in the same clock cycle between
 - two methods or
 - two rules or
 - a rule and a method

EHRs to the rescue ...

Ephemeral History Register (EHR): a primitive element to remedy this problem

Ephemeral History Register (EHR) Dan Rosenband [MEMOCODE'04]



- r[1] returns:
 - the current state if w[0] is not enabled
 - the value being written if w[0] is enabled
- w[1] has higher priority than w[0]

Conflict Matrix of Primitive modules

Registers and EHRs

Register

	reg.r	reg.w
reg.r	CF	<
reg.w	>	С

EHR

	EHR.r0	EHR.w0	EHR.r1	EHR.w1
EHR.r0	CF	<	CF	<
EHR.w0	>	С	<	<
EHR.r1	CF	>	CF	<
EHR.w1	>	>	>	С

Designing FIFOs using EHRs

- Pipeline FIFO: An enq into a full FIFO is permitted provided a deq from the FIFO is done simultaneously (deq < enq)
- Bypass FIFO: A deq from an empty FIFO is permitted provided an enq into the FIFO is done simultaneously (enq < deq)
- Conflict-Free FIFO: Both enq and deq are permitted concurrently as long as the FIFO is not-full and not-empty
 - The effect of enq is not visible to deq, and vise versa

We will derive such FIFOs starting with one or two element FIFO implementations

Making One-Element FIFO into a *Pipeline* FIFO

```
module mkFifo (Fifo#(1, t));
  Reg#(t) d <- mkRegU;</pre>
  Ehr#(2, Bool) v <- mkEhr(False);</pre>
 method Action enq(t x) (!v[1]);
 v[1] \leftarrow True; d \leftarrow x;
 endmethod
 method Action deq if (v[0]);
 v[0] \leftarrow False;
 endmethod
 method t first if ((v[0]);
   return d;
 endmethod
endmodule
```



Pipelined FIFO CM

	enq	deq	first
enq	С	>	>
deq	<	С	>
first	<	<	CF

- enq'sees' deq
- v has the right value in all cases
- no double write error

Making One-Element FIFO into a *Bypassed* FIFO

```
module mkFifo (Fifo#(1, t));
  Ehr#(2, t) d <- mkEhr(?);</pre>
  Ehr#(2, Bool) v <- mkEhr(False);</pre>
 method Action enq(t x (!v[0]);
 v[0] <= True; d[0] <= x;
 endmethod
method Action deq if (v[1]);
 v[1] <= False;
 endmethod
method t first if (v[1]);
   return d[1];
 endmethod
endmodule
```




Bypass FIFO CM

	enq	deq	first
enq	С	<	<
deq	>	С	>
first	>	<	CF

- deq 'sees' enq
- v and d have the right values in all cases
- no double write error

Two-Element FIFO

```
module mkCFFifo (Fifo#(2, t));
  Ehr#(2, t) da <- mkEhr(?);</pre>
  Ehr#(2, Bool) va <- mkEhr(False);</pre>
  Ehr#(2, t) db <- mkEhr(?);</pre>
  Ehr#(2, Bool) vb <- mkEhr(False);</pre>
  rule canonicalize (vb[1] && !va[1]);
      da[1] <= db[1]; va[1] <= True;
      vb[1] <= False; endrule</pre>
  method Action enq(t x) if (!vb[0]);
      db[0] <= x; vb[0] <= True;
  endmethod
  method Action deq if (va[0]);
       va[0] <= False;</pre>
  endmethod
  method t first if (va[0]);
       return da[0];
```



	enq	deq	first	cano
enq	С	CF	CF	<
deq	CF	С	>	<
first	CF	<	CF	<
cano	>	>	>	С

- 1. replace all registers by EHRs
- 2. since enq and deq happen first, assign them ports 0
- 3. assign canocalize port 1

endmethod
endmodule

In any given cycle simultaneous enq and deq are permitted provided the FIFO is neither full nor empty



Normal vs Bypass Register File

```
module mkRFile(RFile);
  Vector#(32,Reg#(Data)) rfile <- replicateM(mkReg(0));</pre>
  method Action wr(RIndx rindx, Data data);
    if(rindx!=0) rfile[rindx] <= data;</pre>
  endmethod
  method Data rd1(RIndx rindx) = rfile[rindx];
  method Data rd2(RIndx rindx) = rfile[rindx];
endmodule
                        {rd1, rd2} < wr
```

Can we design a bypass register file so that: wr < {rd1, rd2}

Bypass Register File using EHR

```
wr < {rd1, rd2}
```


Using EHRs

- EHRs can be used to design a variety of modules to reduce the conflict between its methods
 - FIFO, RF, Score Board, memory systems
- This way the user of such modules does not have to learn about EHRs unless he/she also wants to design modules with different concurrency properties
- However, modules that use EHRs, e.g., bypass FIFO or pipeline FIFO, can increase the delay of combinational paths and thus, affect the clock period

Material for take home problems and Recitation

Bypass Register File

with external bypassing



method Data rd1(RIndx rindx) =

Sfifo = Searchable Fifo


endmodule

Take Home:

Complete the design

typedef struct {RIndx index; Data data}
RIdxData deriving (Bits);


Take home 2: When is this rule enabled?



inQ	sReg1v	sReg2v	outQ	
NE	V	V	NF	Yes
NE	V	V	F	
NE	V	I	NF	
NE	V	I	F	
NE	I	V	NF	
NE	I	V	F	
NE	I	I	NF	
NE	I	I	F	

inQ	sReg1v	sReg2v	out(5
Е	V	V	NF	Yes
Е	V	V	F	
Е	V	I	NF	
Е	V	I	F	
Е	I	V	NF	
Е	I	V	F	
Е	I	I	NF	
E	I	I	F	

Concurrency



Take home 3: Can any pipeline stages fire concurrently if the FIFOs do not permit concurrent enq and deq?