6.004 Recitation Problems L21 – Implementing Pipelines


move

<u>byp</u>ass

Problem 1: Complete the design below. (Note: Sfifo = Searchable Fifo)


```
module mkBypassRFile(BypassRFile);
           rf <- mkRFile;
  RFile
  SFifo#(1, RIdxData#(RIndx, Data))
                bypass <- mkBypassSFifo;</pre>
  rule move;
    begin let x = bypass.first;
        rf[x.index] <= x.data;</pre>
        bypass.deq end;
  endrule
 method Action wr(RIndx rindx, Data data);
    if (rindx!=0) bypass.enq(
            RIdxData{index:rindx, data:data});
  endmethod
 method Data rd(RIndx rindx) =
      return (!bypass.search1(rindx)) ? rf.rd1(rindx)
             : bypass.read1(rindx);
endmodule
typedef struct {RIndx index; Data data}
RIdxData deriving (Bits);
```

Problem 2: Can any pipeline stages fire concurrently if the FIFOs do not permit concurrent enq and deq?



Sol: Alternate stages in the pipeline can still fire concurrently

Problem 3: When is this rule enabled?



inQ sReg1v sReg2v outQ

NE	V	V	NF
NE	V	V	F
NE	V	I	NF
NE	V	I	F
NE	I	V	NF
NE	I	V	F
NE	I	I	NF
NE	I	Ι	F

Yes
No
Yes
Yes
No
Yes
No
Yes
Yes

inQ sReg1v sReg2v outQ

Е	V	V	NF
E	V	V	F
E	V	I	NF
E	V	I	F
E	I	V	NF
E	I	V	F
E	I	I	NF
E	I	I	F

Yes
No
Yes
Yes
Yes
No
Yes/NC
Yes

Limitations of registers

- Using the register primitive no communication can take place in the same clock cycle between
 - two methods or
 - two rules or
 - a rule and a method

EHRs to the rescue ...

Ephemeral History Register (EHR): a primitive element to remedy this problem

L21-11 April 30, 2019 MIT 6.004 Spring 2019 Ephemeral History Register (EHR)
Dan Rosenband [MEMOCODE'04] r[0] < w[0]r[0] w[0] normal w[0] < w[1]w[1] **Bypass** r[1] > w[0]r[1] r[1] returns: the current state if w[0] is not enabled the value being written if w[0] is enabled w[1] has higher priority than w[0] April 30, 2019 MIT 6.004 Spring 2019 L21-12