




## 6.004 Tutorial Problems

### L17 – Virtual Memory



Look in TLB: VPN→PPN cache

**Note:** A subset of problems are marked with a red star (★). We especially encourage you to try these out before recitation.

**Problem 1. ★**

The micro-RISC has a 12-bit virtual address, an 11-bit physical address and uses a page size of 256 ( $= 2^8$ ) bytes. The micro-RISC has been running for a while and at the current time the page table has the contents shown on the right. Assume all physical pages are currently in use.

- (A) Assuming each page table entry contains the usual dirty (D) and resident (R) bits, what is the total size of the page table in bits

**Size of page table (bits):**  $2^4 * 5 = 80$

Since each page is  $2^8$  bytes, the page offset is 8bits.

A 12-bit Virtual Address means the VPN is then 4bits

And an 11-bit Physical address gives us a PPN of 3 bits/

Each table entry is then 2(Dirty, Resident)+3(PPN)=5bits

4-bit VPN means we have  $2^4$  entries, for 80 total bits

- (B) The following load instruction, located at virtual address 0x0BC, is about to be executed.

`lw x1, 0x2C8(x0)`

Lower 8 bits are offset, VPN is bits 11:8

0x0BC => VPN=0 => PPN=2

0x2C8 => VPN=2 => PPN=4

Attach PPN back to offset

0x0BC => 0x2Bc

0x2C8 => 0x4C8

When the instruction is executed, what main memory locations are accessed by the instruction fetch and then the memory access initiated by the LW? Use the page table shown to the right. Assume the LRU page is virtual page 0xE.

**Physical address for instruction fetch:** 0x 2BC

**Physical addr for data read by LW instruction:** 0x 4C8

VPN	D	R	PPN
0	0	1	2
1	—	0	—
2	0	1	4
3	—	0	—
4	1	1	0
5	1	1	1
6	—1	0>1	—>5
7	—	0	—
8	—	0	—
9	—	0	—
A	—	0	—
B	—	0	—
C	1	1	7
D	1	1	6
LRU→E	1>-	1>0	5>-
F	0	1	3

- (C) A few instructions later, the following instruction, located at virtual address 0x0CC, is executed:

```
sw x1, 0(x2)    // current value of X2 = SP = 0x600
```

Please mark up the page table to show its contents after the SW has been executed. Use the page table shown to the right. Assume the LRU page is virtual page 0xE.

Remember to show any changes to the dirty and resident control bits as well as updates to the physical page numbers. If an entry in the page table no longer matters, please indicate that by replacing it with “— 0 —” for the D, R and PPN entries.

**Show updated contents of page table**

0x0cc => VPN=0 => PPN = 2

0x600 => VPN=6 => page fault, because nothing is resident. So, we have to evict the LRU page (E), which also means we have to write back PPN 5 to disk because D=1, dirty. Now, PPN 5 is available for VPN 6, and we set dirty to 1 because the instruction is a store instruction.

## Problem 2.

Consider a RISC-V processor that includes a 40-bit virtual address, an MMU that supports 4096 ( $2^{12}$ ) bytes per page,  $2^{32}$  bytes of physical memory, and a large Flash memory that serves as a disk. The MMU and the page fault handler implement an LRU replacement strategy.

Note that in the RISC-V processor we have been building in class, the word size is 32 bits. In order to support a 40-bit virtual address space, this problem is referring to a RISC-V processor that uses a larger ( $\geq 40$  bit) word size.

- (A) What is the size of the page table for this processor? Assuming the page table includes the standard dirty and resident bits, specify the width of each page table entry in bits, and number of entries in the page table.

$2^{12}$  bytes per page gives 12 offset bits. That means we have 28 bits left for the VPN in the 40 bit VA and 20 bits left in the 32 bit PA

Size of page table entry in bits:  $20(\text{PPN}) + 2(\text{Dirty, Resident}) = 22$

Number of entries in the page table:  $2^{28}$  (number of possible VPNs)

- (B) The following test program is running on this RISC-V processor. The first 8 locations of the page table, just before executing this test program, are shown below; the least-recently-used page ("LRU") and next least-recently-used page ("next LRU") are as indicated. This RISC-V processor also has a 4 element, fully associative, Translation Lookaside Buffer (TLB) that caches page table translations from VPN to PPN.

```
. = 0x0
lui x3, 2
lw x5, 0x600(x3)
lui x3, 4
sw x5, 0x100(x3)
```

TLB

	Tag (VPN)	D	R	PPN
LRU→	0x3	1	1	0x1
	0x2	0	1	0x3
	0x6	0	1	0x2
Next LRU→	0x1	0	1	0x5

Page Table

VPN	D	R	PPN
0	1	1	0x7
1	0	1	0x5
2	0	1	0x3
LRU→ 3	1	1 0	0x1 -
4	-- 1	0 1	-- 0x1
5	0	1	0x0
6	0	1	0x2
Next LRU→ 7	0	1	0x6

write back to disk

For each virtual page that is accessed by this program, specify the **VPN**, whether or not it results in a **TLB hit** on the first access to that page, whether or not it results in a **page fault**, and the **PPN** that the page ultimately maps to. You may not need to use all rows of the table. The VPN is the upper 28 bits of each address.

VPN	TLB Hit (Yes/No)	Page Fault (Yes/No)	PPN
0	No	No	7
2	Yes	No	3
4	No	Yes	1

lw:  $0x600 + 0x2000 = 0x2600 = 0b0010\_0110\_0000\_0000$ , VPN=2  
sw:  $0x100 + 0x4000 = 0x4100$ , VPN=4

- (C) Which physical pages, if any, need to be written to disk during the execution of the test program in part B?

**Physical page numbers written to disk or NONE:** 1

- (D) What is the physical address of the LW instruction?

**Physical address of LW instruction:**  $0x$  7004

The LW instruction is at address  $0x4$ , giving VPN=0 which translates to PPN=7

Now reattach the page offset of  $0x004$  and we get  $0x7004$

### Problem 3.

Consider a RISC-V processor that includes a 32-bit virtual address, an MMU that supports  $4096$  ( $2^{12}$ ) bytes per page,  $2^{24}$  bytes of physical memory, and a large Flash memory that serves as a disk. The MMU and the page fault handler implement an LRU replacement strategy.

- (A) The designers are thinking about implementing the page table using a separate SRAM memory with  $L$  entries, where each entry has  $B$  bits. If the page table includes the standard dirty and resident bits, what are the appropriate values for the parameters  $L$  and  $B$ ?

$2^{12}$  bytes per page gives 12 offset bits. That means we have 20 bits left for the VPN in the 32 bit VA and 12 bits left in the 24 bit PA

**Appropriate value for the parameter  $L$ :**  $2^{20}$  (number of possible VPNs)

**Appropriate value for the parameter  $B$ :**  $12(\text{PPN}) + 2(\text{Dirty, Resident}) = 14$

- (B) If the designers decide to decrease the page size to  $2048$  ( $2^{11}$ ) bytes but keep the same size virtual and physical addresses, what affect will the change have on the following architectural parameters? Use a letter “a” through “e” to indicate how the *new* value of the parameter compares to the *old* value of the parameter:

One less bit of page offset means 1 more bit for VPN and PPN

(a) doubled    (b) increased by 1    (c) stays the same    (d) decreased by 1    (e) halved

One more bit of PPN in the entry

**Size of page table entry in bits:** B

One more VPN bit, double # of VPNs

**Number of entries in the page table:** A

**Maximum percentage of virtual memory that can be resident at any given time:** C

$2^{24}/2^{11} = 2^{13}$  physical pages

$2^{32}/2^{11} = 2^{21}$  virtual pages

Old:  $2^{12}/2^{20} = 2^{-8}$ , new:  $2^{13}/2^{21} = 2^{-8}$

- (D) A test program has been running on the RISC-V with a page size of 2<sup>12</sup> bytes and has been halted *just before* execution of the following instruction at location 0x1234. Assume the current contents of x2 are 0x3000.

sw x1, 0x4C8(x2) | PC = 0x1234

VA=0x34c8, VPN=3, not resident

The first 8 locations of the page table at the time execution was halted are shown to the right; the least-recently-used page (“LRU”) and next least-recently-used page (“next LRU”) are as indicated. Assume that all the pages in physical memory are in use. Execution resumes and the SW instruction is executed.

VPN	D	R	PPN
0	1	1	0x1
1	0	1	0x0
2	1	1	0x6
3	--1	0 1	--0x7
Next LRU→ 4	0	1	0x4
5	0	1	0x2
LRU→ 6	1 -	1 0	0x7 -
7	0	1	0x3

Please **show the contents of the page table** after the SW instruction has completed execution by crossing out any values that changed and writing in their new values. Note that the D and PPN fields for a non-resident page do not need to be specified.

- (E) Which physical pages, if any, need to be written to disk during the execution of the SW instruction in part (D)?

**Physical page numbers written to disk or NONE: 7**

Since the desired page is not resident, we have to evict the LRU page. That's ppn 0x7, and it happens to be dirty so we have to write it back to disk.

#### Problem 4. ★

Consider a virtual memory system that uses a single-level page table to translate virtual addresses into physical addresses. Each of the questions below asks you to consider what happens when **just ONE of the design parameters** (page size, virtual memory size, physical memory size) of the original system is changed. **Circle the correct answer.**

- (A) If the physical memory size (in bytes) is **doubled**, the number of entries in the page table
- (a) stays the same
- (b) doubles
- (c) is reduced by half
- (d) increases by one
- (e) decreases by one
- (C) If the virtual memory size (in bytes) is **doubled**, the number of bits in each entry of the page table
- (a) stays the same
- (b) doubles
- (c) is reduced by half
- (d) increases by one
- (e) decreases by one

# entries only depends on # bits of VPN

- (B) If the page size (in bytes) is **halved**, the number of entries in the page table
- (a) stays the same
- (b) doubles
- (c) is reduced by half
- (d) increases by one
- (e) decreases by one

VA same size, VPN is one bit larger

Entry only has PPN and dirty/resident bits

- (D) If the page size (in bytes) is **doubled**, the number of bits in each page table entry
- (a) stays the same
- (b) doubles
- (c) is reduced by half
- (d) increases by one
- (e) decreases by one
- PPN is one bit smaller

Consider a virtual memory system for a new processor with 4096 ( $2^{12}$ ) virtual pages and 16384 ( $2^{14}$ ) physical pages where each page contains 1024 ( $2^{10}$ ) bytes. The first 8 entries of the current page table are shown below:

<i>index</i>	<b>D</b>	<b>R</b>	<b>PPN</b>
0	1	1	0x22
1	0	1	0x01
2	--	0	--
3	0	1	0x02
4	1	1	0x03
5	--	0	--
6	1	1	0x15
7	0	1	
...			

(E) What is the total number of bits in the page table?

**Total number of bits in the page table:**  $2^{12} * 16 = 2^{16}$  \_\_\_\_\_

$2^{12}$  Virtual pages/entries\*(Dirty:1+Resident:1+PPN:14) =  $2^{12} * 16$

(F) Which address bits from the CPU are used to choose an entry from the page table?

**Address bits used to choose page table entry:** A[ 21 : 10 ]

We have a 10 bit page offset, so we start after the 10 lowest bits

(G) What is the physical address for the word at virtual location 0x1234? Write “not resident” if the location is not currently present in physical memory.

**Physical address for byte at virtual address 0x1234 or “not resident”:** 0xE34 \_\_\_\_\_

0x1234=0001\_0010\_0011\_0100 (bold bits are offset)

VPN=4 translates to PPN=3, reattach offset

0000\_1110\_0011\_0100 = 0xE34

(H) Briefly explain what action caused the D bit for page 6 to be 1.

A store instruction wrote to a location in virtual page 6

**Briefly explain.**

### Problem 5.

- (A) A particular RISC-V implementation has 32-bit virtual addresses, 32-bit physical addresses and a page size of  $2^{12}$  bytes. A test program has been running on this RISC-V and has been halted *just before* execution of the following instruction at location 0x1FFC. Assume  $x2 = 0x3000$  and  $x3 = 0x6000$  just prior to executing these instructions.

12 bits of page offset, 20 bit VPN and PPN

```
lw x1, 0x4C8(x2)    | PC = 0x1FFC
sw x1, 0x4(x3)       | PC = 0x2000
```

Access  $0x4C8+0x3000=0x34C8$  for LW,  $0x4+0x6000=0x6004$  for SW

LW inst: VA=1FFC, VPN=1, PPN=0

LW access: VA=34C8, VPN=3, miss, evict LRU from VPN 2, PPN=6

SW inst: VA=2000, VPN=2, miss, evict next LRU VPN 4, PPN=4

SW access: VA=6004, VPN=6, PPN=7

The first 8 locations of the page table at the time execution was halted are shown below; the least recently used page (“LRU”) and next least recently used page (“next LRU”) are as indicated. Assume that all the pages in physical memory are in use. Execution resumes and **both** the LW and SW instructions are executed.

Please **show the contents of the page table** after the SW instruction has completed execution by crossing out any values that changed and writing in their new values.

VPN	D	R	PPN
0	1	1	0x1
1	0	1	0x0
LRU→ 2	1 0	1 0,1	0x6 0x4
3	--0	0 1	- 0x6
Next LRU→ 4	0 -	1 0	0x4 -
5	0	1	0x2
6	0 1	1	0x7
7	0	1	0x3

- (B) Which physical pages, if any, needed to be written to disk during the execution of the LW and SW instructions?

Physical page numbers written to disk or NONE: 6

PPN 6 had its dirty bit set when we evicted it, so we write it back to disk



- (C) Please give the 32-bit physical memory addresses used for the four memory accesses associated with the execution of the LW and SW instruction.

**32-bit physical memory address of LW instruction:** 0x\_\_\_\_\_0FFC\_\_\_\_\_

**32-bit physical memory address of data read by LW:** 0x\_\_\_\_\_64C8\_\_\_\_\_

**32-bit physical memory address of SW instruction:** 0x\_\_\_\_\_4000\_\_\_\_\_

**32-bit physical memory address of data written by SW:** 0x\_\_\_\_\_7004\_\_\_\_\_

See previous page for explanations

## Problem 6. ★

Consider a system with 40-bit virtual addresses, 36-bit physical addresses, and 64 KB ( $2^{16}$  bytes) pages. The system uses a page table to translate virtual addresses to physical addresses; each page table entry include dirty (D) and resident (R) bits.

Note that in the RISC-V processor we have been building in class, the word size is 32 bits. In order to support a 40-bit virtual address space, this problem is referring to a processor that uses a larger ( $\geq 40$  bit) word size.

16 bit offset,  $40-16=24$  bit VPN,  $36-16=20$  bit PPN

- (A) (2 points) Assuming a flat page table, what is the size of each page table entry, and how many entries does the page table have?

Size of page table entry in bits:  $20(\text{PPN})+2(\text{Dirty, Resident})=22$

Number of entries in the page table:  $2^{24}$  (number of possible VPNs)

- (B) (1 point) If you changed the system to use 16 KB ( $2^{14}$  bytes) pages instead of 64 KB pages, how would the number of entries in the page table change? Please give the ratio of the new size to the old size.

2 less bits of offset means 2 more bits of VPN and PPN. 2 more VPN bits means 4x the number of page table entries

(# entries with 16 KB pages) / (# entries with 64 KB pages): 4

Assume 64 KB pages for the rest of this exercise.

- (C) (6 points) The contents of the page table and TLB are shown to the right. The page table uses an LRU replacement policy, and the LRU page (shown below) will be chosen for replacement. For each of these four accesses, compute its corresponding physical address and indicate whether the access causes a TLB miss and/or a page fault. Assume each access starts with the TLB and Page Table state shown to the right.

TLB			
VPN (tag)	V	D	PPN
0x0	1	0	0xBE7A
0x3	0	0	0x7
0x5	1	1	0xFF
0x2	1	0	0x900

VPNs in red

Fill in table below

	Virt Addr	PPN (in hex)	Phys Addr (in hex)	TLB Miss?	Page Fault?
1.	0x06004	<u>0xBE7A</u>	<u>0xBE7A6004</u>	Y / N	Y / N
2.	0x30286	<u>0x8</u>	<u>0x80286</u>	Y / N	Y / N
3.	0x68030	<u>0x70</u>	<u>0x708030</u>	Y / N	Y / N
4.	0x4BEEF	<u>0x8</u>	<u>0x8BEEF</u>	Y / N	Y / N

Page Table			
VPN	R	D	PPN
0	1	0	0xBE7A
1	0	0	---
2	1	0	0x900
3	1 <b>0</b>	0	0x8
4	0 <b>1</b>	0	---
5	1	1	0xFF
6	1	0	0x70
...			

LRU  
PAGE