# **6.004 Recitation Problems** L20 – Pipelined Processors

### Problem 1.

 $\cdot = 0$ The program shown on the right is executed on a 5-// initialize loop index J addi x11, x0, 16 stage pipelined RISC-V processor with full addi x12, x0, 0 bypassing. loop: // add up elements in array The program has been running for a while and addi x11, x11, -1 // decrement index execution is halted at the end of cycle 108. slli x13, x11, 2 // convert to byte offset lw x14, 0x310(x13) // load value from A[J] add x12, x12, x14  $\ //\$ add to sum The pipeline diagram shown below shows the bnez x11, loop history of execution at the time the program was halted. j outer\_loop // perform test again!

(A) Please indicate on which cycle(s), 100 through 105, each of the following actions occurred. If the action did not occur in any cycle, write "NONE".

cycle	100	101	102	103	104	105
IF	slli	lw	add	bnez	bnez	bnez
DEC	addi	slli	lw	add	add	add
EXE	NOP	addi	slli	lw	NOP	NOP
MEM	NOP	NOP	addi	slli	lw	NOP
WB	bnez	NOP	NOP	addi	slli	lw

Register value used from Register File:						
Register vale bypassed from EXE stage to DEC stage:						
Register value bypassed from MEM stage to DEC stage:						
Register value bypassed from WB stage to DEC stage:						

(B) Why is the NOP instruction inserted in cycle 104?

## Problem 2.

The following program fragments are being executed on the 5-stage pipelined RISC-V processor with full bypassing. For each fragment, the pipeline diagram shows the state of the pipeline for cycle 1000 of execution. Please fill in the diagram for cycle 1001; use "?" if you cannot tell what opcode to write into a stage. Then for **both** cycles use arrows to indicate any bypassing from the EXE/MEM/WB stages back to the DEC stage.

(A)	
	sw x1, 0(x0)
	lw x17, 0xC(x1)
	addi x2, x2, -4
	slli x11, x17, 2
	sw x11, 0(x2)
	jal ra, fact

Cycle	1000	1001
IF	SW	
DEC	slli	
EXE	addi	
MEM	lw	
WB	SW	

(B)	
	xor x11, x11, x12
	slli x12, x12, 3
	sub x13, x12, x11
	and x12, x13, x11
	add x13, x12, x13
	sw x13, 0x100(x0)

Cycle	1000	1001
IF	add	
DEC	and	
EXE	sub	
MEM	slli	
WB	xor	


### Problem 3.

Consider the performance of the loop on the right on various different processor configurations shown below. *For parts A-C of this problem, assume that no rules conflict.* Assume that there is no bypassing, and assume that a scoreboard is used to deal with data hazards.

L1: add x10, x11, x12 lw x13, 0(x10) beqz x11, L1 I1 x1, ... 12 x2, ... I3 x3, ...


**P1:** Three stage pipeline consisting of a Fetch, Decode, and Execute/Write Back stages. The EX/WB stage takes 2 cycles. Assume that this processor has infinite sized FIFOs between stages.

# Three stage pipeline



**P2:** Four stage pipeline with consisting of Fetch, Decode, Execute, and WB stages. Assume that this processor has infinite sized FIFOs between stages.

# Four stage pipeline



**P3:** Four stage pipeline with consisting of Fetch, Decode, Execute, and WB stages. Assume that this processor has 2-element FIFOs between pipeline stages.

(A) Draw a pipeline diagram showing what repeated executions of the loop would look like for each of the three processor configurations.

For processor P1, also show the contents of the scoreboard between every cycle.

For processor P3, also show the contents of the 2-element I2D FIFO between every cycle.

(B) Now consider how the timing diagram would change on processor P3 to account for writes to the PC occurring in both the IF and EX stages. In other words, you should no longer assume that no rules conflict. To address this issue, split the EX rule into two and demonstrate its effect on the timing diagram.

#### Problem 4.

The loop on the right has been executing for a while on our standard 5-stage pipelined RISC-V processor with branch annulment and full bypassing.

L1: addi x10, x10, -4
slti x11, x10, 10
beqz x11, L2
lw x12, 0x200(x10)
j L3
L2: lw x12, 0x300(x10)
L3: sw x12, 0x400(x0)
bnez x10, L1

xor x12, x12, x0

addi x12, x12, 1

.

Cycle #	300	301	302	303	304	305	306	307	308	309
IF										
DEC										
EXE										
MEM										
WB										

(A) Fill in the pipeline diagram for cycles 300-309 assuming that at cycle 300 the instruction at L1 is fetched. Also, assume that the branch to L2 is taken, as well as the final branch back to L1. Indicate which bypass/forwarding paths are active in each cycle by drawing a vertical arrow in the pipeline diagram from pipeline stage X in a column to the RF stage in the same column if an operand would be bypassed from stage X back to the RF stage that cycle. Note that there may be more than one vertical arrow in a column.

### Fill in pipeline diagram including bypass arrows in pipeline diagram above

(B) Assume that the previous iteration of the loop executed the same instructions as the iteration shown here. Please complete the pipeline diagram for cycle 300 by filling in the OPCODEs for the instructions in the DEC, EXE, MEM, and WB stages.

### Fill in OPCODEs for Cycle 300

(C)	Indicate which branches	are taken	by providing	the cycle in	n which t	he taken l	oranch	instruction
	enters the IF stage.							

C	Cycle number(s) or NONE:
(D) During which cycle(s), if any, do we have stal	lled instructions?

Cycle number(s) or NONE:

Now consider a modified processor, P2, which has extra hardware in the decode stage (DEC) to resolve simple branches one cycle earlier: the decode stage includes both a circuit to check whether a register is equal to zero, and an extra adder to compute the branch target for taken branches. This processor can thus compute nextPC for beqz and bnez in DEC instead of EXE.

(E) Redo part A using processor P2 assuming the same path is taken through the code.

Cycle #	300	301	302	303	304	305	306	307	308	309
IF										
DEC										
EXE										
MEM										
WB										

(F) Compare the number of cycles per loop iteration using the original processor and the modified processor.

Cycles per loop in original processor:	
Cycles per loop in processor P2:	