6.004 Tutorial Problems L18 – Data Hazards in Pipelined Processors

Resolving Data Hazards by Stalling

Strategy 1: Stall. Wait for the
result to be available by
freezing earlier pipeline stages
Stall

add:	i x11, x13,	x10,	2
xor	x13,	x11,	x12
sub	x17 ,	x15,	x16
xor	i x19,	x18.	0xF

	1	2	3	4	5	6	7	8
IF	addi	xor	sub	sub	sub	sub	xori	
DEC		addi	xor	xor	xor	xor	sub	xori
EXE			addi	NOP	NOP	NOP	xor	sub
MEM				addi	NOP	NOP	NOP	xor
WB					addi	NOP	NOP	NOP

↑ x11 updated

Stalls increase CPI!

Resolving Data Hazards by Bypassing

 Strategy 2: Bypass. Route data to the earlier pipeline stage as soon as it is calculated addi x11, x10, 2 xor x13, x11, x12 sub x17, x15, x16 xori x19, x18, 0xF

• addi writes to x11 at the end of cycle 5... but the result is produced during cycle 3, at the EXE stage!

	1	2	3	4	5	
IF	addi	xor	sub	xori		
DEC		addi	xor 🛕	sub	xori	
EXE			addi	xor	sub	
MEM				addi	xor	
WB					addi	

addi result computed 7


1x11 updated

Load-To-Use Stalls

- Bypassing cannot eliminate load delays because their data is not available until the WB stage
- Bypassing from WB still saves a cycle:

lw x11, 0(x10) xor x13, x11, x12 sub x17, x15, x16 xori x19, x18, 0xF

	1	2	3	4	5	6	7	8
IF	lw	xor	sub	sub	sub	xori		
DEC		lw	xor	xor	xor	sub	xori	
EXE	EXE IW NOP		NOP	xor	sub	xori		
MEM Iw				NOP	NOP	xor	sub	
WB Iw NOP NOP xor							xor	
lw data available 7 ×11 updated								



Problem 1. *

The program shown on the right is executed on a 5-stage pipelined RISC-V processor with full bypassing.

The program has been running for a while and execution is halted at the end of cycle 105.

The pipeline diagram shown below shows the history of execution at the time the program was halted.

(A) Please indicate on which cycle(s), 100 through 105, each of the following actions occurred. If the action did not occur in any cycle, write "NONE".

cycle	100	101	102	103	104	105
IF	slli	lw add		bnez	bnez	bnez
DEC	addi	slli	lw 🔥	add	add	add
EXE	NOP	addi	slli	lw	NOP	NOP
MEM	NOP	NOP	addi	slli	lw	NOP
WB	bnez	NOP	NOP	addi	slli	lw

Register value used from Register File:	100, 105
Register value bypassed from EXE stage to DEC stage:	101, 102
Register value bypassed from MEM stage to DEC stage: _	NONE
Register value bypassed from WB stage to DEC stage:	105

In cycle 101, decoding the slli instruction requires the value of x11. However, x11 was modified by the addi instruction immediately before it. Therefore, we cannot use the value of x11 that is currently in the register file since that will not be updated until the end of cycle 103 when the addi instruction goes through the write-back stage. However, we can get the value that will ultimately be stored in x11 by looking at the result of executing the addi instruction (i.e. bypassing the result of the EXE stage to the DEC stage, EXE \rightarrow DEC bypass).

Similarly, decoding the lw instruction in cycle 102 requires the updated value in x13, which is modified by the slli instruction. Once again, we can bypass from the EXE stage, where the addi instruction has now passed through the ALU (EXE \rightarrow DEC bypass).

In cycle 103, we attempt to decode the add instruction in the DEC stage, but this requires knowing x12 and x14. We can get x12 from the register file, but x14 was updated by a lw operation. The lw operation cannot actually get the data from memory until the start of the WB stage, and it doesn't update the x14 register until the end of the WB stage. At cycle 103, the lw instruction has not reached the WB stage yet. We must insert NOPs into the pipeline until the lw hits the WB stage (cycle 105), at which point we can bypass the value retrieved from memory back into the DEC stage (WB \rightarrow DEC bypass). The value of x12 can just be retrieved from the register file.

(B) Why is the NOP instruction inserted in cycle 104?

The add must wait until the lw is in the WB stage in order to be able to get the results of the lw via a bypass path. See previous part for a more detailed explanation.

6.004 Worksheet - 4 of 5 - L18 – Data Hazards

Problem 2. *

The following program fragments are being executed on the 5-stage pipelined RISC-V processor with full bypassing. For each fragment, the pipeline diagram shows the state of the pipeline for cycle 1000 of execution. Please fill in the diagram for cycle 1001; use "?" if you cannot tell what opcode to write into a stage. Then for **both** cycles use arrows to indicate any bypassing from the EXE/MEM/WB stages back to the DEC stage.

(A) ...
sw x1, 0(x0)
lw x17, 0xC(x1)
addi x2, x2, -4
slli x11, x17, 2
sw x11, 0(x2)
jal ra, fact

Cycle	1000	1001
IF	SW	SW
DEC	slli	slli ♠
EXE	addi	NOP
MEM	lw	addi
WB	SW	lw

To figure out if we need to add a NOP, we look at the instruction we are decoding: slli x11, x17, 2. Not all of these values are available to us by cycle 1000. Specifically, x17 was modified by the lw instruction. Notice from the pipeline diagram that lw is still in the MEM stage at cycle 1000, meaning that it has just sent a request to the data memory. However, the data memory does not return the data until one clock cycle later. Therefore, we need to insert a NOP to wait for the lw to reach the WB stage. At the end of cycle 1001, the lw has reached the WB stage which means the data has been retrieved from memory and can be bypassed up to the DEC instruction to decode the slli instruction that has been stalled there for one cycle.

(B) ...
xor x11, x11, x12
slli x12, x12, 3
sub x13, x12, x11
and x12, x13, x11
add x13, x12, x13
sw x13, 0x100(x0)

Cycle	1000		1001		
IF	add	SW			
DEC	and 👭		add 🖊	M	\
EXE	sub		and		
MEM	slli		sub		
WB	xor		slli		

In cycle 1000, the and instruction is being decoded in the DEC stage. The and instruction relies on registers x11 and x13. Both of these registers were updated within 3 cycles of the and instruction, so the results of these registers have not yet been written back into the register files. The value of x13 is set by the sub instruction which is currently in the EXE stage. Similarly, the value for x11 needs to be bypassed from the WB stage since it is set by the xor instruction.

Since all required register values could be retrieved in cycle 1000, there is no need for a NOP. We process the next instruction which is a sw instruction. The add instruction is now being decoded and requires the values in x12 and x13. These were modified by the and and sub instructions, so we need to bypass from the EXE and MEM stages.