6.004 Recitation Problems L21 – Implementing Pipelines

Problem 1: Complete the design below. (Note: Sfifo = Searchable Fifo)

RIdxData deriving (Bits);

```
module mkBypassRFile(BypassRFile);
RFile    rf <- mkRFile;
SFifo#(1, RIdxData#(RIndx, Data))
    bypass <- mkBypassSFifo;
rule move;


method Action wr(RIndx rindx, Data data);

method Data rd(RIndx rindx) =


endmodule

typedef struct {RIndx index; Data data}</pre>
```

Problem 2: Can any pipeline stages fire concurrently if the FIFOs do not permit concurrent enq and deq?



Problem 3: When is this rule enabled?



inQ sReg1v sReg2v outQ

NE V NF V NE ٧ F V NE Ι NF NE Ι F V NE Ι V NF NE Ι V F NE Ι Ι NF Ι NE Ι F



inQ sReg1v sReg2v outQ

E	V	V	NF
E	V	V	F
E	V	I	NF
E	V	Ι	F
E	I	V	NF
E	I	V	F
E	I	Ι	NF
E	I	I	F



Limitations of registers

- Using the register primitive no communication can take place in the same clock cycle between
 - two methods or
 - two rules or
 - a rule and a method

EHRs to the rescue ...

Ephemeral History Register (EHR): a primitive element to remedy this problem

L21-11 April 30, 2019 MIT 6.004 Spring 2019 Ephemeral History Register (EHR)
Dan Rosenband [MEMOCODE'04] r[0] < w[0]r[0] w[0] normal w[0] < w[1]w[1] **Bypass** r[1] > w[0]r[1] r[1] returns: the current state if w[0] is not enabled the value being written if w[0] is enabled w[1] has higher priority than w[0] April 30, 2019 MIT 6.004 Spring 2019 L21-12