%r0 is always zero





Figure 5-3
The datapath of the ARC.




ld												
	Load a register from memory											
st	Store a register into memory											
sethi	Load the 22 most significant bits of a register											
andcc	Bitwise logical AND											
orcc	Bitwise logical OR											
ornec	Bitwise logical OR of rs1 and the inverse of rs2											
srl	Shift right (logical)											
addcc	Add											
call	Call subroutine											
jmpl	Jump and link (return from subroutine call)											
be	Branch if equal											
bneg	Branch if negative											
bcs	Branch on carry											
bvs	Branch on overflow											
ba	Branch always											
Il format ithmetic mats mory Form	0 1   disp30											
mora corm												
Form												
	010 branch											

Figure 5-2 Instruction subset and instruction formats for the ARC.

$F_3 F_2 F_1 F_0$	Operation	Change condition codes	comment
0 0 0 0	ANDCC (A, B)	Yes	
0 0 0 1	ORCC (A, B)	Yes	
0 0 1 0	ORNCC (A, B)	Yes	$A + \overline{B}$ note: + is bitwise logical OR
0 0 1 1	ADDCC (A, B)	Yes	
0 1 0 0	SRL (A. B)	No	
0 1 0 1	AND (A, B)	No	
0 1 1 0	OR (A, B)	No	
0 1 1 1	ORN (A, B)	No	$A + \overline{B}$ note: + is bitwise logical OR
1 0 0 0	ADD (A, B)	No	
1 0 0 1	LSHIFT2 (A)	No	Shift left 2 positions; zeros on the right
1 0 1 0	LSHIFT10 (A)	No	Shift left 10 positions; zeros on the right
1 0 1 1	SIMM13 (A)	No	Lower 13 bits A; zero extended on the left
1 1 0 0	SEXT13 (A)	No	Lower 13 bits A; sign extended on the left
1 1 0 1	INC (A)	No	A+1
1 1 1 0	INCPC (A)	No	A+4
1 1 1 1	RSHIFT5 (A)	No	Shift right 5 positions with sign extension

Figure 5-4 ARC ALU operations



Select A Mux  $0 \rightarrow$  A field MIR  $1 \rightarrow$  rs1 field %ir

Select B Mux  $0 \rightarrow$  B field MIR  $1 \rightarrow$  rs2 field % ir

Select C Mux  $0 \rightarrow C$  field MIR  $1 \rightarrow rd$  field % ir

Figure 5-10
The microarchitecture of the ARC.

				A						В	3						C																				
				M	1					M	1						N	1																			
				U	Γ					U	J						U	R	W																		
	A			X			В			X				C			X	D	R		A	L	U	C	0	NI	)		j	IU	M	IP	A	DI	DR	2	
1	T	T	1	T	T		T	Т	T	T	T	1	T	T	1	1	T	T		Γ	1	1	T	T	T	T	T	Т	T	Т	T	T	T	Т	Т	T	1
																	1	1																			
$\perp$	_	_	_	_		_	1	1	1	丄	L		1	1	_	1	_	丄		L	1	_	1		1	1	L	1	1	1	1	1	1	1	1	1	1

Figure 5-11
The microword format.

$C_2$	$C_1$	$C_0$	Operation
0	0	0	Use NEXT ADDR
0	0	1	Use JUMP ADDR if n = 1
0	1	0	Use JUMP ADDR if $z = 1$
0	1	1	Use JUMP ADDR if $v = 1$
1	0	0	Use JUMP ADDR if c = 1
1	0	1	Use JUMP ADDR if IR [13] = 1
1	1	0	Use JUMP ADDR
1	1	1	DECODE

Figure 5-12
Settings for the COND field of the microword.




Figure 5-13 DECODE format for a microinstruction address.

## Instruction set examples

 $ld [\%r5 + x], \%r1 \%r1 \leftarrow M[\%r5 + x]$ 

shorthand for  $R[\%r1] \leftarrow M[R[\%r5] + x]$  (**R** is the register file)

 $ld [\%r2 + \%r4], \%r1 \%r1 \leftarrow M[\%r2 + \%r4]$ 

 $\begin{array}{ll} \text{ld } [x], \, \%r1 & & \%r1 \, \longleftarrow \, M[x] \\ \text{ld } [\%r3], \, \%r1 & & \%r1 \, \longleftarrow \, M[\%r3] \end{array}$ 

st %r1, [%r5 + x]  $M[\%r5+x] \leftarrow \%r1$ 

Similar formats as for instruction ld

Note: the mapping on the 32 bits instruction format is a little bit different:

%r1 is stored in the *rd field* op instruction and %r5 in the *rs1field*.

sethi 0x304f15, %r1 set high 22 bits to 304f15<sub>16</sub> and lower 10 bits to zero

andcc %r1, %r2, %r3 %r3 ←%r1 AND %r2 + update status register

andcc %r1, 0xAAB, %r3 %r3 ←%r1 AND sign extension lower 13 bits + update status bits

Instructions add, addcc, and, andn, andncc, or, orn, orncc,

sub, subcc, xnor, xnorcc, xor, xorcc have similar format as andccNote: only instructions that end with <u>cc</u> will update the status bits.

srl %r1, 4, %r3 Shift %r1 right by 4 bits and store the result in %r3. Zeros are copied into

the four most significant bits of %r3

srl %r1, %r2, %r3

The shift amount is determined by the lowest 5 bits of %r2

(unsigned representation).

Instructions sll and sra are similar as srl.

call *address* %r15←PC and PC←address

Note: the assembler translates the *address* in the number (*disp30*) of instructions back/forward to the current instruction (relative). %r15←PC

instructions back/forward to the current instruction (relative). %113~FC

and PC $\leftarrow$ PC+4×disp30

jmpl %r15+4,%r4 %r4←PC and PC←%r15+4

be address if equal (i.e. status bit Z is 1) then  $PC \leftarrow PC+4 \times disp22$  else  $PC \leftarrow PC+4$ 

The other branch instructions are similar. The assembler translates the *address* in the number (*disp22*) of instructions back/forward to the

current instruction

## Pseudo-operations recognized by ARCTools

.equ value set a symbol equal to a value

begin assembly end of assembly

org value move location counter to value.dwb value reserve space for *value* words