





Title		
Size A4	Number	Revision
Date: 11.03.2026		Sheet of
File: C:\Projects\..\Pulser.SchDoc		Drawn By:






Title		
Size: A	Number:	Revision:
Date: 11.03.2026		Sheet of
File: C:\Projects\..\Analog Front End.SchDoc		Drawn By:

ADC + FPGA Connector




Title		
Size: A	Number	Revision
Date: 11.03.2026		Sheet of
File: C:\Projects\..\ADC.SchDoc		Drawn By:

Power LDOs + Jack Connectors




Title		
Size: A	Number:	Revision:
Date: 11.03.2026		Sheet of
File: C:\Projects\..\Power.SchDoc		Drawn By:

Boost Converter



Title			
Size A	Number		Revision
Date:	11.03.2026	Sheet of	
File:	C:\Projects\..\Boost Converter.SchDoc	Drawn By:	


Pulser_V2.0_FreeUni
SCIENTIA · LABOR · LIBERTAS
FREE UNIVERSITY
CON5
PWR IN
CON3
CON1
CON2
FPGA OUT
GND
Analog_In
LD1
LD2
K1
Q1
U2
U3
U4
U5
U7
U8
U9
C1
C2
C3
C4
C5
C6
C7
C8
C9
C10
C11
C21
C22
C23
C26
C28
C29
C30
C31
C32
C33
C35
C36
C37
D2
D6
FL1
R1
R2
R4
R5
R7
R8