

# Dual, N-Channel, Digital FET

## FDC6301N

### General Description

These dual N-Channel logic level enhancement mode field effect transistors are produced using onsemi's proprietary, high cell density, DMOS technology. This very high density process is especially tailored to minimize on-state resistance. This device has been designed especially for low voltage applications as a replacement for digital transistors. Since bias resistors are not required, these N-Channel FET's can replace several digital transistors, with a variety of bias resistors.

### Features

- 25 V, 0.22 A Continuous, 0.5 A Peak
  - $R_{DS(on)} = 5 \Omega @ V_{GS} = 2.7 V$
  - $R_{DS(on)} = 4 \Omega @ V_{GS} = 4.5 V$
- Very Low Level Gate Drive Requirements Allowing Direct Operation in 3 V Circuits.  $V_{GS(th)} < 1.5 V$
- Gate-Source Zener for ESD Ruggedness. >6 kV Human Body Model
- This is a Pb-Free and Halide Free Device


### ABSOLUTE MAXIMUM RATINGS (T<sub>A</sub> = 25°C unless otherwise noted)

Symbol	Parameter		Ratings	Unit
V <sub>DSS</sub> , V <sub>CC</sub>	Drain–Source Voltage, Power Supply Voltage		25	V
V <sub>GSS</sub> , V <sub>IN</sub>	Gate–Source Voltage, V <sub>IN</sub>		–0.5 to + 8	V
I <sub>D</sub> , I <sub>OUT</sub>	Drain / Output Current	– Continuous	0.22	A
		– Pulsed	0.5	
P <sub>D</sub>	Maximum Power Dissipation	(Note 1a)	0.9	W
		(Note 1b)	0.7	
T <sub>J</sub> , T <sub>STG</sub>	Operating and Storage Temperature Range		–55 to +150	°C
ESD	Electrostatic Discharge Rating MIL–STD–883D Human Body Model (100 pF / 1500 Ω)		6.0	kV

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.


### THERMAL CHARACTERISTICS

Symbol	Parameter	Ratings	Unit
R <sub>θJA</sub>	Thermal Resistance, Junction-to-Ambient (Note 1a)	140	°C/W
R <sub>θJC</sub>	Thermal Resistance, Junction-to-Case (Note 1)	60	°C/W



TSOT23 6-Lead  
SUPERSOT™-6  
CASE 419BL


### MARKING DIAGRAM




301 = Specific Device Code  
M = Assembly Operation Month  
• = Pb-Free Package

(Note: Microdot may be in either location)

### PIN ASSIGNMENT



### INVERTER APPLICATION



### ORDERING INFORMATION

Device	Package	Shipping†
FDC6301N	TSOT-23-6 (SUPERSOT™-6) (Pb-Free)	3000 / Tape & Reel

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specification Brochure, [BRD8011/D](http://www.onsemi.com/BRD8011/D).

# FDC6301N

## ELECTRICAL CHARACTERISTICS (T<sub>A</sub> = 25°C unless otherwise noted)

Symbol	Parameter	Test Conditions	Min	Typ	Max	Unit
BV <sub>DSS</sub>	Drain–Source Breakdown Voltage	V <sub>GS</sub> = 0 V, I <sub>D</sub> = 250 μA	25	–	–	V
$\frac{\Delta BV_{DSS}}{\Delta T_J}$	Breakdown Voltage Temperature Coefficient	I <sub>D</sub> = 250 μA, Referenced to 25°C	–	25	–	mV/°C
I <sub>DSS</sub>	Zero Gate Voltage Drain Current	V <sub>DS</sub> = 20 V, V <sub>GS</sub> = 0 V	–	–	1	μA
		V <sub>DS</sub> = 20 V, V <sub>GS</sub> = 0 V, T <sub>J</sub> = 55°C	–	–	10	μA
I <sub>GSS</sub>	Gate–Body Leakage Current	V <sub>GS</sub> = 8 V, V <sub>DS</sub> = 0 V	–	–	100	nA

## ON CHARACTERISTICS (Note 2)

$\frac{\Delta V_{GS(th)}}{\Delta T_J}$	Gate Threshold Voltage Temperature Coefficient	I <sub>D</sub> = 250 μA, Referenced to 25°C	–	–2.1	–	mV/°C
V <sub>GS(th)</sub>	Gate Threshold Voltage	V <sub>DS</sub> = V <sub>GS</sub> , I <sub>D</sub> = 250 μA	0.65	0.85	1.5	V
R <sub>DS(on)</sub>	Static Drain–Source On–Resistance	V <sub>GS</sub> = 2.7 V, I <sub>D</sub> = 0.2 A V <sub>GS</sub> = 2.7 V, I <sub>D</sub> = 0.2 A, T <sub>J</sub> = 125°C V <sub>GS</sub> = 4.5 V, I <sub>D</sub> = 0.4 A	– – –	3.8 6.3 3.1	5 9 4	Ω
I <sub>D(on)</sub>	On–State Drain Current	V <sub>GS</sub> = 10 V, V <sub>DS</sub> = 10 V	0.2	–	–	A
g <sub>FS</sub>	Forward Transconductance	V <sub>DS</sub> = 5 V, I <sub>D</sub> = 1.0 A	–	0.25	–	S

## DYNAMIC CHARACTERISTICS

C <sub>iss</sub>	Input Capacitance	V <sub>DS</sub> = 10 V, V <sub>GS</sub> = 0 V, f = 1.0 MHz	–	9.5	–	pF
C <sub>oss</sub>	Output Capacitance		–	6	–	pF
C <sub>rss</sub>	Reverse Transfer Capacitance		–	1.3	–	pF

## SWITCHING CHARACTERISTICS (Note 2)

t <sub>D(on)</sub>	Turn–On Delay Time	V <sub>DD</sub> = 6 V, I <sub>D</sub> = 0.5 A, V <sub>GS</sub> = 4.5 V, R <sub>GEN</sub> = 50 Ω	–	5	10	ns
t <sub>r</sub>	Turn–On Rise Time		–	4.5	10	ns
t <sub>D(off)</sub>	Turn–Off Delay Time		–	4	8	ns
t <sub>f</sub>	Turn–Off Fall Time		–	3.2	7	ns
Q <sub>g</sub>	Total Gate Charge	V <sub>DS</sub> = 5 V, I <sub>D</sub> = 0.2 A, V <sub>GS</sub> = 4.5 V	–	0.49	0.7	nC
Q <sub>gs</sub>	Gate–Source Charge		–	0.22	–	nC
Q <sub>gd</sub>	Gate–Drain Charge		–	0.07	–	nC


## INVERTER ELECTRICAL CHARACTERISTICS (T<sub>A</sub> = 25°C unless otherwise noted)

Symbol	Parameter	Test Conditions	Min	Typ	Max	Unit
I <sub>O(off)</sub>	Zero Input Voltage Output Current	V <sub>CC</sub> = 20 V, V <sub>I</sub> = 0 V	–	–	1	μA
V <sub>I(off)</sub>	Input Voltage	V <sub>CC</sub> = 5 V, I <sub>O</sub> = 10 μA	–	–	0.5	V
V <sub>I(on)</sub>		V <sub>O</sub> = 0.3 V, I <sub>O</sub> = 0.005 A	1	–	–	V
R <sub>O(on)</sub>	Output to Ground Resistance	V <sub>I</sub> = 2.7 V, I <sub>O</sub> = 0.2 A	–	3.8	5	Ω

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

### NOTES:

- R<sub>θJA</sub> is the sum of the junction–to–case and case–to–ambient thermal resistance where the case thermal reference is defined as the solder mounting surface of the drain pins. R<sub>θJC</sub> is guaranteed by design while R<sub>θCA</sub> is determined by the user's board design. R<sub>θJA</sub> shown below for single device operation on FR–4 in still air.



a. 140°C/W on a 0.125 in<sup>2</sup> pad of 2 oz. copper.



b. 180°C/W on a 0.005 in<sup>2</sup> pad of 2 oz. copper.

- Pulse Test: Pulse Width ≤ 300 μs, Duty cycle ≤ 2.0 %.

## TYPICAL CHARACTERISTICS




Figure 1. On Region Characteristics




Figure 2. On-Resistance Variation with Drain Current and Gate Voltage




Figure 3. On Resistance Variation with Temperature




Figure 4. On-Resistance Variation with Gate-to-Source Voltage




Figure 5. Transfer Characteristics




Figure 6. Body Diode Forward Voltage Variation with Source Current and Temperature

TYPICAL CHARACTERISTICS (continued)




Figure 7. Gate Charge Characteristics




Figure 8. Capacitance Characteristics




Figure 10. Maximum Safe Operating Area




Figure 9. Single Pulse Maximum Power Dissipation




Figure 11. Transient Thermal Response Curve


Thermal characterization performed using the conditions described in Note 1b.  
Transient thermal response will change depending on the circuit board design.




SCALE 2:1

**TSOT23 6-Lead**  
**CASE 419BL**  
**ISSUE A**


DATE 31 AUG 2020




TOP VIEW



FRONT VIEW




DETAIL A



SIDE VIEW

SYMM



**LAND PATTERN**  
**RECOMMENDATION**

\*FOR ADDITIONAL INFORMATION ON OUR  
PB-FREE STRATEGY AND SOLDERING DETAILS,  
PLEASE DOWNLOAD THE ON SEMICONDUCTOR  
SOLDERING AND MOUNTING TECHNIQUES  
REFERENCE MANUAL, SOLDERM/D.

## NOTES:

1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 2009.
2. CONTROLLING DIMENSION: MILLIMETERS
3. DIMENSIONS D AND E1 DO NOT INCLUDE MOLD FLASH, PROTRUSIONS, OR GATE BURRS. MOLD FLASH, PROTRUSIONS OR GATE BURRS SHALL NOT EXCEED 0.25MM PER END. DIMENSIONS D AND E1 ARE DETERMINED AT DATUM H.
4. SEATING PLANE IS DEFINED BY THE TERMINALS. "A1" IS DEFINED AS THE DISTANCE FROM THE SEATING PLANE TO THE LOWEST POINT ON THE PACKAGE BODY.

DIM	MILLIMETERS		
	MIN.	NOM.	MAX.
A	0.90	1.00	1.10
A1	0.00	0.05	0.10
A2	0.70	0.85	1.00
A3	0.25 BSC		
b	0.25	0.38	0.50
c	0.10	0.18	0.26
D	2.80	2.95	3.10
d	0.30 REF		
E	2.50	2.75	3.00
E1	1.30	1.50	1.70
e	0.95 BSC		
e1	1.90 BSC		
L1	0.60 REF		
L2	0.20	0.40	0.60
Θ	0°	—	10°

**GENERIC**  
**MARKING DIAGRAM\***


XXX = Specific Device Code

M = Date Code

▪ = Pb-Free Package

(Note: Microdot may be in either location)

\*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot "▪", may or may not be present. Some products may not follow the Generic Marking.

<b>DOCUMENT NUMBER:</b>	<b>98AON83292G</b>	Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.
<b>DESCRIPTION:</b>	<b>TSOT23 6-Lead</b>	<b>PAGE 1 OF 1</b>

onsemi and Onsemi are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

**onsemi**, **Onsemi**, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "**onsemi**" or its affiliates and/or subsidiaries in the United States and/or other countries. **onsemi** owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of **onsemi**'s product/patent coverage may be accessed at [www.onsemi.com/site/pdf/Patent-Marking.pdf](http://www.onsemi.com/site/pdf/Patent-Marking.pdf). **onsemi** reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and **onsemi** makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does **onsemi** assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using **onsemi** products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by **onsemi**. "Typical" parameters which may be provided in **onsemi** data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. **onsemi** does not convey any license under any of its intellectual property rights nor the rights of others. **onsemi** products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use **onsemi** products for any such unintended or unauthorized application, Buyer shall indemnify and hold **onsemi** and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that **onsemi** was negligent regarding the design or manufacture of the part. **onsemi** is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

## ADDITIONAL INFORMATION

### TECHNICAL PUBLICATIONS:

Technical Library: [www.onsemi.com/design/resources/technical-documentation](http://www.onsemi.com/design/resources/technical-documentation)  
onsemi Website: [www.onsemi.com](http://www.onsemi.com)

### ONLINE SUPPORT: [www.onsemi.com/support](http://www.onsemi.com/support)

For additional information, please contact your local Sales Representative at  
[www.onsemi.com/support/sales](http://www.onsemi.com/support/sales)