


IRF7769L2PbF

- RoHS Compliant, Halogen Free ①
- Lead-Free (Qualified up to 260°C Reflow)
- Ideal for High Performance Isolated Converter Primary Switch Socket
- Optimized for Synchronous Rectification
- Low Conduction Losses
- High Cdv/dt Immunity
- Low Profile (<0.7mm)
- Dual Sided Cooling Compatible ①
- Compatible with existing Surface Mount Techniques ①
- Industrial Qualified

DirectFET™ Power MOSFET ②

Typical values (unless otherwise specified)

V_{DSS}	V_{GS}	$R_{DS(on)}$
100V min	±20V max	$2.8 m\Omega@~10V$
\mathbf{Q}_{gtot}	\mathbf{Q}_{gd}	$\mathbf{v}_{gs(th)}$





Applicable DirectFET Outline and Substrate Outline ①

SB SC	M2 M	4 l L4	L6	L8	
-------	------	---------------	----	----	--

Description

The IRF7769L2TR/TR1PbF combines the latest HEXFET® Power MOSFET Silicon technology with the advanced DirectFET™ packaging to achieve the lowest on-state resistance in a package that has a footprint smaller than a D²PAK and only 0.7 mm profile. The DirectFET package is compatible with existing layout geometries used in power applications, PCB assembly equipment and vapor phase, infra-red or convection soldering techniques, when application note AN-1035 is followed regarding the manufacturing methods and processes. The DirectFET package allows dual sided cooling to maximize thermal transfer in power systems.

The IRF7769L2TR/TR1PbF is optimized for high frequency switching and synchronous rectification applications. The reduced total losses in the device coupled with the high level of thermal performance enables high efficiency and low temperatures, which are key for system reliability improvements, and makes this device ideal for high performance power converters.

Oudeveble next number	Dookses Type	Standard Pa	ick	Note
Orderable part number	Package Type	Form	Quantity	Note
IRF7769L2TRPbF	DirectFET2 Large Can	Tape and Reel	4000	"TR" suffix
IRE7769L2TR1PhE	DirectEET2 Large Can	Tane and Reel	1000	"TR1" suffix FOL notice # 264

Absolute Maximum Ratings

	Parameter	Max.	Units
V _{DS}	Drain-to-Source Voltage	100	V
V _{GS}	Gate-to-Source Voltage	±20	
I _D @ T _C = 25°C	Continuous Drain Current, V _{GS} @ 10V (Silicon Limited) (4)	124	
I _D @ T _C = 100°C	Continuous Drain Current, V _{GS} @ 10V (Silicon Limited) (9)	88	Α
I _D @ T _A = 25°C	Continuous Drain Current, V _{GS} @ 10V (Silicon Limited) ③	20	
I _D @ T _C = 25°C	Continuous Drain Current, V _{GS} @ 10V (Package Limited) ④	375	
I _{DM}	Pulsed Drain Current ⑤	500	
E _{AS}	Single Pulse Avalanche Energy	260	mJ
I _{AB}	Avalanche Current ⑤	74	Α




Fig 1. Typical On-Resistance vs. Gate Voltage

Click on this section to link to the appropriate technical paper.
 Click on this section to link to the DirectFET Website.

3 Surface mounted on 1 in. square Cu board, steady state.




Fig 2. Typical On-Resistance vs. Drain Current

- ④ T_C measured with thermocouple mounted to top (Drain) of part.
- S Repetitive rating; pulse width limited by max. junction temperature.
- © Starting $T_J = 25$ °C, L = 0.09mH, $R_G = 25Ω$, $I_{AS} = 74$ A.



Static @ T_J = 25°C (unless otherwise specified)

	Parameter	Min.	Тур.	Max.	Units	Conditions
BV _{DSS}	Drain-to-Source Breakdown Voltage	100			٧	$V_{GS} = 0V, I_D = 250\mu A$
$\Delta BV_{DSS}/\Delta T_{J}$	Breakdown Voltage Temp. Coefficient		0.02		V/°C	Reference to 25°C, I _D = 2mA
R _{DS(on)}	Static Drain-to-Source On-Resistance		2.8	3.5	mΩ	$V_{GS} = 10V, I_D = 74A$ ⑦
V _{GS(th)}	Gate Threshold Voltage	2.0	2.7	4.0	V	$V_{DS} = V_{GS}$, $I_D = 250\mu A$
$\Delta V_{GS(th)}/\Delta T_J$	Gate Threshold Voltage Coefficient	_	-10		mV/°C	
I _{DSS}	Drain-to-Source Leakage Current			20	μΑ	$V_{DS} = 100V, V_{GS} = 0V$
				250		$V_{DS} = 80V, V_{GS} = 0V, T_{J} = 125^{\circ}C$
I _{GSS}	Gate-to-Source Forward Leakage			100	nA	V _{GS} = 20V
	Gate-to-Source Reverse Leakage			-100		V _{GS} = -20V
gfs	Forward Transconductance	410			S	$V_{DS} = 25V, I_{D} = 74A$
Q_g	Total Gate Charge	_	200	300		
Q _{gs1}	Pre-Vth Gate-to-Source Charge	_	30	_		$V_{DS} = 50V$
Q_{gs2}	Post-Vth Gate-to-Source Charge	_	9.0		nC	$V_{GS} = 10V$
Q_{gd}	Gate-to-Drain Charge	_	110	165		I _D = 74A
Q_{godr}	Gate Charge Overdrive		51			See Fig. 9
Q _{sw}	Switch Charge (Q _{gs2} + Q _{gd})		119	_		
Q _{oss}	Output Charge		53	_	nC	$V_{DS} = 16V, V_{GS} = 0V$
R_{G}	Gate Resistance		1.5		Ω	
t _{d(on)}	Turn-On Delay Time		44			$V_{DD} = 50V, V_{GS} = 10V$ ⑦
t _r	Rise Time		32			I _D = 74A
t _{d(off)}	Turn-Off Delay Time		92		ns	$R_G=1.8\Omega$
t _f	Fall Time		41			
C _{iss}	Input Capacitance		11560			$V_{GS} = 0V$
C _{oss}	Output Capacitance		1240		pF	$V_{DS} = 25V$
C _{rss}	Reverse Transfer Capacitance		590			f = 1.0MHz
C _{oss}	Output Capacitance		6665			$V_{GS} = 0V, V_{DS} = 1.0V, f=1.0MHz$
C _{oss}	Output Capacitance		690			$V_{GS} = 0V, V_{DS} = 80V, f=1.0MHz$

Diode Characteristics

	Parameter	Min.	Тур.	Max.	Units	Conditions
Is	Continuous Source Current			124		MOSFET symbol
	(Body Diode)				Α	showing the
I _{SM}	Pulsed Source Current			500		integral reverse
	(Body Diode) ⑤					p-n junction diode.
V _{SD}	Diode Forward Voltage			1.3	V	$T_J = 25^{\circ}C, I_S = 74A, V_{GS} = 0V$ ⑦
t _{rr}	Reverse Recovery Time		75	112	ns	$T_J = 25^{\circ}C, I_F = 74A, V_{DD} = 50V$
Q _{rr}	Reverse Recovery Charge		220	330	nC	di/dt = 100A/µs ⑦

Notes:

⑤ Repetitive rating; pulse width limited by max. junction temperature.

 $[\]ensuremath{{\bigcirc}}$ Pulse width $\le 400 \mu s;$ duty cycle $\le 2\%.$



Absolute Maximum Ratings

	Parameter	Max.	Units
P _D @T _C = 25°C	Power Dissipation ④	125	W
P _D @T _C = 100°C	Power Dissipation ④	63	
P _D @T _A = 25°C	Power Dissipation ①	3.3	
T _P	Peak Soldering Temperature	270	°C
T _J	Operating Junction and	-55 to + 175	
T _{STG}	Storage Temperature Range		

Thermal Resistance

	Parameter	Тур.	Max.	Units
$R_{\theta JA}$	Junction-to-Ambient ③		45	
$R_{\theta JA}$	Junction-to-Ambient ®	12.5		
$R_{\theta JA}$	Junction-to-Ambient	20		°C/W
$R_{\theta J\text{-Can}}$	Junction-to-Can ⊕®		1.2	
$R_{\theta J\text{-PCB}}$	Junction-to-PCB Mounted		0.5	





Fig 3. Maximum Effective Transient Thermal Impedance, Junction-to-Case @

Notes:

- 3 Surface mounted on 1 in. square Cu board, steady state.
- ④ T_C measured with thermocouple incontact with top (Drain) of part.
- ® Used double sided cooling, mounting pad with large heatsink.
- 9 Mounted on minimum footprint full size board with metalized back and with small clip heatsink.
- @ R_{θ} is measured at T_{J} of approximately $90^{\circ}C.$



Surface mounted on 1 in. square Cu board (still air).





 Mounted on minimum footprint full size board with metalized back and with small clip heatsink. (still air)




Fig 4. Typical Output Characteristics




Fig 6. Typical Transfer Characteristics




Fig 8. Typical Capacitance vs.Drain-to-Source Voltage




Fig 5. Typical Output Characteristics




Fig 7. Normalized On-Resistance vs. Temperature




Fig 9. Typical Total Gate Charge vs Gate-to-Source Voltage






Fig 10. Typical Source-Drain Diode Forward Voltage




Fig 12. Maximum Drain Current vs. Case Temperature




Fig11. Maximum Safe Operating Area




Fig 13. Typical Threshold Voltage vs. Junction Temperature




Fig 14. Maximum Avalanche Energy Vs. Drain Current






Fig 15. Typical Avalanche Current Vs. Pulsewidth




Fig 16. Maximum Avalanche Energy Vs. Temperature


Notes on Repetitive Avalanche Curves, Figures 15, 16: (For further info, see AN-1005 at www.irf.com)


- Avalanche failures assumption:
 Purely a thermal phenomenon and failure occurs at a temperature far in excess of T_{jmax}. This is validated for every part type.
- 2. Safe operation in Avalanche is allowed as long asT_{jmax} is not exceeded.
- Equation below based on circuit and waveforms shown in Figures 19a, 19b.
- 4. P_{D (ave)} = Average power dissipation per single avalanche pulse.
- 5. BV = Rated breakdown voltage (1.3 factor accounts for voltage increase during avalanche).
- 6. I_{av} = Allowable avalanche current.
- 7. ΔT = Allowable rise in junction temperature, not to exceed T_{jmax} (assumed as 25°C in Figure 15, 16). t_{av} = Average time in avalanche.

D = Duty cycle in avalanche = $t_{av} \cdot f$

 $Z_{thJC}(D, t_{av})$ = Transient thermal resistance, see figure 11)

$$\begin{split} P_{D \; (ave)} &= 1/2 \; (\; 1.3 \cdot BV \cdot I_{aV}) = \triangle T / \; Z_{thJC} \\ I_{av} &= 2\triangle T / \; [1.3 \cdot BV \cdot Z_{th}] \\ E_{AS \; (AR)} &= P_{D \; (ave)} \cdot t_{a} \end{split}$$





* V_{GS} = 5V for Logic Level Devices

Fig 17. Diode Reverse Recovery Test Circuit for N-Channel HEXFET® Power MOSFETs






Fig 18a. Gate Charge Test Circuit




Fig 19a. Unclamped Inductive Test Circuit




Fig 20a. Switching Time Test Circuit




Fig 18b. Gate Charge Waveform




Fig 19b. Unclamped Inductive Waveforms






Fig 20b. Switching Time Waveforms



DirectFET™ Board Footprint, L8 (Large Size Can).

Please see AN-1035 for DirectFET assembly details and stencil and substrate design recommendations






Note: For the most current drawing please refer to IR website at http://www.irf.com/package




DirectFET™ Outline Dimension, L8 Outline (LargeSize Can).

Please see AN-1035 for DirectFET assembly details and stencil and substrate design recommendations




DirectFET™ Part Marking



Note: For the most current drawing please refer to IR website at http://www.irf.com/package




DirectFET™ Tape & Reel Dimension (Showing component orientation).



quantity is 4000 parts. (ordered as IRF7769L2PBF).

REEL DIMENSIONS				
S	TANDARI	OPTION	I (QTY 40	00)
	ME	TRIC	IMP	ERIAL
CODE	MIN	MAX	MIN	MAX
Α	330.0	N.C	12.992	N.C
В	20.2	N.C	0.795	N.C
С	12.8	13.2	0.504	0.520
D	1.5	N.C	0.059	N.C
Е	100.0	N.C	3.937	N.C
F	N.C	22.4	N.C	0.889
G	16.4	18.4	0.646	0.724
Н	15.9	18.4	0.626	0.724

LOADED TAPE FEED DIRECTION



NOTE: CONTROLLING DIMENSIONS IN MM

DIMENSIONS				
	ME	TRIC	IMP	ERIAL
CODE	MIN	MAX	MIN	MAX
Α	11.90	12.10	0.469	0.476
В	3.90	4.10	0.154	0.161
С	15.90	16.30	0.626	0.642
D	7.40	7.60	0.291	0.299
Е	7.20	7.40	0.284	0.291
F	9.90	10.10	0.390	0.398
G	1.50	NC	0.059	NC
Н	1.50	1.60	0.059	0.063

Note: For the most current drawing please refer to IR website at http://www.irf.com/package



Qualification Information[†]

Qualification information					
		Industrial ††			
Qualification level	(per JEDEC	(per JEDEC JESD47F ^{†††} guidelines)			
	Comments: This family of products has passed JEDEC's Industrial qualification. IR's Consumer qualification level is granted by extension of the higher Industrial level.				
Moisture Sensitivity Level	DFET2	MSL1			
		(per JEDEC J-STD-020D ^{†††})			
RoHS Compliant	Yes				

- † Qualification standards can be found at International Rectifier's web site http://www.irf.com/product-info/reliability
- †† Higher qualification ratings may be available should the user have such requirements. Please contact your International Rectifier sales representative for further information: http://www.irf.com/whoto-call/salesrep/
- **†††** Applicable version of JEDEC standard at the time of product release.

Revision History

TICVISION THISTON	
Date	Comments
5/6/2014	Updated ordering information to reflect the End-Of-life (EOL) of the mini-reel option (EOL notice #264).
5/6/2014	Updated data sheet based on corporate template.



IR WORLD HEADQUARTERS: 101 N. Sepulveda Blvd., El Segundo, California 90245, USA To contact International Rectifier, please visit http://www.irf.com/whoto-call/

Mouser Electronics

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

Infineon:

IRF7769L2TRPBF