

ALC898

7.1+2 CHANNEL HIGH DEFINITION AUDIO CODEC WITH CONTENT PROTECTION

DATASHEET

Rev. 0.60 13 June 2011



Realtek Semiconductor Corp.

No. 2, Innovation Road II, Hsinchu Science Park, Hsinchu 300, Taiwan

Tel.: +886-3-578-0211. Fax: +886-3-577-6047

www.realtek.com



COPYRIGHT

©2011 Realtek Semiconductor Corp. All rights reserved. No part of this document may be reproduced, transmitted, transcribed, stored in a retrieval system, or translated into any language in any form or by any means without the written permission of Realtek Semiconductor Corp.

DISCLAIMER

Realtek provides this document "as is", without warranty of any kind, neither expressed nor implied, including, but not limited to, the particular purpose. Realtek may make improvements and/or changes in this document or in the product described in this document at any time. This document could include technical inaccuracies or typographical errors.

TRADEMARKS

Realtek is a trademark of Realtek Semiconductor Corporation. Other names mentioned in this document are trademarks/registered trademarks of their respective owners.

USING THIS DOCUMENT

This document is intended for the hardware and software engineer's general information on the Realtek ALC898 ICs.

Though every effort has been made to ensure that this document is current and accurate, more information may have become available subsequent to the production of this guide. In that event, please contact your Realtek representative for additional information that may help in the development process.

REVISION HISTORY

Revision	Release Date	Summary	
0.10	2010/06/02	Preliminary release.	
0.20	2010/09/24	Jpdate chapter 9.1/9.3	
0.21	2011/04/06	Update Pin37	
0.50	2011/05/12	Update Pin37 and chapter 9.2/9.3/10	
0.60	2011/06/13	Update chapter 9.1/9.3/10.1	



Table of Contents

1.	General Description	1
2.	Features	2
	2.1. Hardware Features	2
3.	System Applications	
4.	Block Diagram	
	_	
_	1.1. ANALOG INPUT/OUTPUT UNIT	
5.	Pin Assignments	6
5.	5.1. Green Package and Version Identification	6
6.	Pin Descriptions	7
6.	5.1. PIN DESCRIPTION	7
7.	High Definition Audio Link Protocol	9
	'.1. Link Signals	
	7.1.1. Signal Definitions	
	7.1.2. Signaling Topology	
7.	7.2. Frame Composition	
	7.2.1. Outbound Frame – Single SDO	
	 7.2.2. Outbound Frame – Multiple SDOs. 7.2.3. Inbound Frame – Single SDI. 	
	7.2.4. Inbound Frame – Multiple SDIs	
	7.2.5. Variable Sample Rates	
7.	7.3. RESET AND INITIALIZATION	
	7.3.1. Link Reset	
	7.3.2. Codec Reset	
	7.3.3. Codec Initialization Sequence	
	7.4. VERB AND RESPONSE FORMAT	
	7.4.1. Command Verb Format	
	7.4.2. Response Formar	
8.	Supported Verbs and Parameters	
	3.1. Verb – Get Parameters (Verb ID=F00h)	
	8.1.1.	
	8.1.2. Parameter – Revision ID (Verb ID=F00h, Parameter ID=00h)	
	8.1.3. Parameter – Subordinate Node Count (Verb ID=F00h, Parameter ID=04h)	
	8.1.4. Parameter – Function Group Type (Verb ID=F00h, Parameter ID=05h)	27
	8.1.5. Parameter – Audio Function Capabilities (Verb ID=F00h, Parameter ID=08h)	
	8.1.6. Parameter – Audio Widget Capabilities (Verb ID=F00h, Parameter ID=09h)	
	8.1.7. Parameter – Supported PCM Size, Rates (Verb ID=F00h, Parameter ID=0Ah) 8.1.8. Parameter – Supported Stream Formats (Verb ID=F00h, Parameter ID=0Bh)	
	8.1.9. Parameter – Pin Capabilities (Verb ID=F00h, Parameter ID=0Ch)	
	· · · · · · · · · · · · · · · · · · ·	



8.1.1		
8.1.1		
8.1.1		
8.1.1 8.1.1	,	
8.1.1		
8.1.1		
8.2.	VERB – GET CONNECTION SELECT CONTROL (VERB ID=F01H)	
8.3.	VERB – SET CONNECTION SELECT (VERB ID=701H)	
8.4.	VERB – GET CONNECTION LIST ENTRY (VERB ID=F02H)	35
8.5.	VERB – GET PROCESSING STATE (VERB ID=F03H)	40
8.6.	VERB – SET PROCESSING STATE (VERB ID=703H)	
8.7.	VERB – GET COEFFICIENT INDEX (VERB ID=DH)	41
8.8.	VERB – SET COEFFICIENT INDEX (VERB ID=5H)	41
8.9.	VERB – GET PROCESSING COEFFICIENT (VERB ID=CH)	42
8.10.	VERB – SET PROCESSING COEFFICIENT (VERB ID=4H)	42
8.11.	VERB – GET AMPLIFIER GAIN (VERB ID=BH)	43
8.12.	Verb – Set Amplifier Gain (Verb ID=3h)	45
8.13.	VERB – GET CONVERTER FORMAT (VERB ID=AH)	46
8.14.	VERB – SET CONVERTER FORMAT (VERB ID=2H)	46
8.15.	VERB – GET POWER STATE (VERB ID=F05H)	47
	VERB – SET POWER STATE (VERB ID=705H)	
8.17.	VERB – GET CONVERTER STREAM, CHANNEL (VERB ID=F06H)	49
8.18.	VERB – SET CONVERTER STREAM, CHANNEL (VERB ID=706H)	49
	VERB – GET PIN WIDGET CONTROL (VERB ID=F07H)	
8.20.	VERB – SET PIN WIDGET CONTROL (VERB ID=707H)	51
8.21.	VERB – GET UNSOLICITED RESPONSE CONTROL (VERB ID=F08H)	52
8.22.	VERB – SET UNSOLICITED RESPONSE CONTROL (VERB ID=708H)	52
	VERB – GET PIN SENSE (VERB ID=F09H)	
8.24.	VERB – EXECUTE PIN SENSE (VERB ID=709H)	53
8.25.	VERB – GET VOLUME KNOB WIDGET (VERB ID=F0FH)	54
8.26.	VERB – SET VOLUME KNOB WIDGET (VERB ID=70FH)	54
	VERB – GET CONFIGURATION DEFAULT (VERB ID=F1CH)	
8.28.	Verb – Set Configuration Default Bytes 0, 1, 2, 3 (Verb ID=71CH/71DH/71EH/71	FH FOR
	BYTES 0, 1, 2, 3)	56
8.29.	VERB – GET BEEP GENERATOR (VERB ID=F0AH)	57
8.30.	VERB – SET BEEP GENERATOR (VERB ID=70AH)	57
8.31.	VERB – GET GPIO DATA (VERB ID=F15H)	58
8.32.	VERB – SET GPIO DATA (VERB ID=715H)	58
	VERB – GET GPIO ENABLE MASK (VERB ID=F16H)	
8.34.	VERB – SET GPIO ENABLE MASK (VERB ID=716H)	59
	VERB – GET GPIO DIRECTION (VERB ID=F17H)	
8.36.	VERB – SET GPIO DIRECTION (VERB ID=717H)	60
	VERB – GET GPIO UNSOLICITED RESPONSE ENABLE MASK (VERB ID=F19H)	
	VERB – SET GPIO UNSOLICITED RESPONSE ENABLE MASK (VERB ID=719H)	
8.39.	VERB – FUNCTION RESET (VERB ID=7FFH)	62



13.	Ordering Information	82
12.	Mechanical Dimensions	81
	.2. DIGITAL MICROPHONE IMPLEMENTATION	
	.1. Standby Mode	
11.	Application Supplements	79
10.	.1. DESKTOP SYSTEM	75
10.	Application Circuits	75
9.3	3. Analog Performance	74
	P.2.3. S/PDIF Output and Input Timing	
	9.2.1. Link Reset and Initialization Timing	
	2. AC CHARACTERISTIC	
9.	2.1.4. S/PDIF Input/Output Characteristics	70
	9.1.2. Threshold Voltage9.1.3. Digital Filter Characteristics	
	2.1.1. Absolute Maximum Ratings	
9.1	DC CHARACTERISTICS	69
9.	Electrical Characteristics	69
8.4	45. VERB – SET EAPD CONTROL (VERB ID=70CH FOR SET)	67
	14. VERB – GET EAPD CONTROL (VERB ID=F0CH FOR GET)	
	720H FOR [7:0])	66
	43. VERB – SET SUBSYSTEM ID [31:0] (VERB ID=723H FOR [31:24], 722H FOR [23:16], 721	
8 4	1D=70DH, 70EH, 73EH, 73FH)	
8.4	11. Verb – Set Digital Converter Control 1 & Control 2 & Control 3 & Control ID=70Dh, 70Eh, 73Eh, 73Fh)	,
0.4	ID= F0DH, F0EH, F3EH, F3FH)	
8.4	40. Verb – Get Digital Converter Control 1 & Control 2 & Control 3 & Contr	`



List of Tables

Table 1.	ALC898 Pin Description.	7
Table 2	Link Signal Definitions.	
Table 3.	HDA Signal Definitions	
Table 4.	Defined Sample Rate and Transmission Rate	
Table 5.	48kHz Variable Rate of Delivery Timing	
Table 6.	44.1kHz Variable Rate of Delivery Timing	
Table 7.	40-Bit Commands in 4-Bit Verb Format.	
Table 8.	40-Bit Commands in 12-Bit Verb Format.	
Table 9.	Verbs Supported by the ALC898 (Y=Supported)	
Table 10.	Parameters in the ALC898 (Y=Supported)	
Table 11.	Solicited Response Format.	
Table 12.	Unsolicited Response Format	
Table 13.	System Power State Definitions	
Table 14.	Power Controls in NID 01h	
Table 15.	Powered Down Conditions	
Table 16.	Verb – Get Parameters (Verb ID=F00h)	
Table 17.	Parameter – Vendor ID (Verb ID=F00h, Parameter ID=00h)	
Table 18.	Parameter – Revision ID (Verb ID=F00h, Parameter ID=02h)	
Table 19.	Parameter – Subordinate Node Count (Verb ID=F00h, Parameter ID=04h)	
Table 20.	Parameter – Function Group Type (Verb ID=F00h, Parameter ID=05h)	
Table 21.	Parameter – Audio Function Capabilities (Verb ID=F00h, Parameter ID=08h)	
Table 22.	Parameter – Audio Widget Capabilities (Verb ID=F00h, Parameter ID=09h)	
Table 23.	Parameter – Supported PCM Size, Rates (Verb ID=F00h, Parameter ID=0Ah)	
Table 24.	Parameter – Supported Stream Formats (Verb ID=F00h, Parameter ID=0Bh)	
Table 25.	Parameter – Pin Capabilities (Verb ID=F00h, Parameter ID=0Ch)	
Table 26.	Parameter – Amplifier Capabilities (Verb ID=F00h, Input Amplifier Parameter ID=0Dh)	
Table 27.	Parameter – Amplifier Capabilities (Verb ID=F00h, Output Amplifier Parameter ID=12h)	
Table 28.	Parameter – Connect List Length (Verb ID=F00h, Parameter ID=0Eh)	
Table 29.	Parameter – Supported Power States (Verb ID=F00h, Parameter ID=0Fh)	33
Table 30.	Parameter – Processing Capabilities (Verb ID=F00h, Parameter ID=10h)	33
Table 31.	Parameter – GPIO Capabilities (Verb ID=F00h, Parameter ID=11h)	
Table 32.	Parameter – Volume Knob Capabilities (Verb ID=F00h, Parameter ID=13h)	
Table 33.	Verb – Get Connection Select Control (Verb ID=F01h)	34
Table 34.	Verb – Set Connection Select (Verb ID=701h)	
Table 35.	Verb – Get Connection List Entry (Verb ID=F02h)	35
Table 36.	Verb – Get Processing State (Verb ID=F03h)	
Table 37.	Verb – Set Processing State (Verb ID=703h)	40
Table 38.	Verb – Get Coefficient Index (Verb ID=Dh)	
Table 39.	Verb – Set Coefficient Index (Verb ID=5h)	41
Table 40.	Verb – Get Processing Coefficient (Verb ID=Ch)	42
Table 41.	Verb – Set Processing Coefficient (Verb ID=4h)	
Table 42.	Verb – Get Amplifier Gain (Verb ID=Bh)	
Table 43.	Verb – Set Amplifier Gain (Verb ID=3h)	45
Table 44.	Verb – Get Converter Format (Verb ID=Ah)	46



Table 45.	Verb – Set Converter Format (Verb ID=2h)	46
Table 46.	Verb – Get Power State (Verb ID=F05h)	47
Table 47.	Verb – Set Power State (Verb ID=705h)	48
Table 48.	Verb – Set Converter Stream, Channel (Verb ID=706h)	49
Table 49.	Verb – Get Pin Widget Control (Verb ID=F07h)	
Table 50.	Verb – Set Pin Widget Control (Verb ID=707h)	
Table 51.	Verb – Get Unsolicited Response Control (Verb ID=F08h)	52
Table 52.	Verb – Set Unsolicited Response Control (Verb ID=708h)	52
Table 53.	Verb – Get Pin Sense (Verb ID=F09h)	
Table 54.	Verb – Execute Pin Sense (Verb ID=709h)	53
Table 55.	Verb – Get Volume Knob (Verb ID=F0Fh)	54
Table 56.	Verb – Set Volume Knob (Verb ID=70Fh)	54
Table 57.	Verb – Get Configuration Default (Verb ID=F1Ch)	55
Table 58.	Verb – Set Configuration Default Bytes 0, 1, 2, 3	56
Table 59.	Verb – Get BEEP Generator (Verb ID= F0Ah)	57
Table 60.	Verb – Set BEEP Generator (Verb ID= 70Ah)	57
Table 61.	Verb – Get GPIO Data (Verb ID= F15h)	58
Table 62.	Verb – Set GPIO Data (Verb ID= 715h)	58
Table 63.	Verb – Get GPIO Enable Mask (Verb ID= F16h)	59
Table 64.	Verb – Set GPIO Enable Mask (Verb ID=716h)	59
Table 65.	Verb – Get GPIO Direction (Verb ID=F17h)	60
Table 66.	Verb – Set GPIO Direction (Verb ID=717h)	60
Table 67.	Verb – Get GPIO Unsolicited Response Enable Mask (Verb ID=F19h)	61
Table 68.	Verb – Set GPIO Unsolicited Response Enable Mask (Verb ID=719h)	61
Table 69.	Verb – Function Reset (Verb ID=7FFh)	62
Table 70.	Verb – Get Digital Converter Control 1 & Control 2 (Verb ID= F0Dh, F0Eh)	62
Table 71.	Verb – Set Digital Converter Control 1 & Control 2 (Verb ID=70Dh, 70Eh)	64
Table 72.	Verb – Get Subsystem ID [31:0] (Verb ID=F20h/F21h/F22h/F23h)	66
Table 73.	Verb – Set Subsystem ID [31:0] (Verb ID=723h, 722h, 721h, 720h)	66
Table 74.	Verb – Get EAPD Control (Verb ID=F0Ch)	67
Table 75.	Verb – Set EAPD Control (Verb ID=70Ch)	67
Table 76.	Absolute Maximum Ratings	69
Table 77.	Threshold Voltage	69
Table 78.	Digital Filter Characteristics	70
Table 79.	S/PDIF Input/Output Characteristics	
Table 80.	Link Reset and Initialization Timing	71
Table 81.	Link Timing Parameters at the Codec	72
Table 82.	S/PDIF Output and Input Timing	
Table 83.	Analog Performance	74
Table 84.	Standby Mode	
Table 85.	Ordering Information	82



List of Figures

Figure 1.	Block Diagram	4
Figure 2.	Analog Input/Output Unit	
Figure 3	Pin Assignments	6
Figure 4.	HDA Link Protocol	
Figure 5.	Bit Timing	10
Figure 6.	Signaling Topology	11
Figure 7.	SDO Outbound Frame	12
Figure 8.	SDO Stream Tag is Indicated in SYNC	12
Figure 9.	Striped Stream on Multiple SDOs	13
Figure 10.	SDI Inbound Stream	14
Figure 11.	SDI Stream Tag and Data	14
Figure 12.	Codec Transmits Data Over Multiple SDIs	15
Figure 13.	Link Reset Timing	19
Figure 14.	Codec Initialization Sequence	20
Figure 15.	Link Reset and Initialization Timing	71
Figure 16.	Link Signals Timing	72
Figure 17.	Output and Input Timing	73
Figure 18.	Filter connection	
Figure 19.	Front panel header and front panel module connection	78
Figure 20.	Jack connection at rear panel	78
Figure 21.	S/PDIF Input/Output connection	
Figure 22.	Digital Microphone Implementation	
Figure 23.	Digital Microphone Connection	80



1. General Description

The ALC898 is a multi-channel High Definition Audio Codec with Realtek proprietary loss-less content protection technology that protects pre-recorded content while still allowing full-rate audio enjoyment from DVD audio, Blu-ray TM DVD, or HD DVD discs.

The ALC898 provides ten DAC channels that simultaneously support 7.1 sound playback, plus 2 channels of independent stereo sound output (multiple streaming) through the front panel stereo outputs. Two stereo ADCs and one stereo digital microphone converter are integrated and can support a microphone array with Acoustic Echo Cancellation (AEC), Beam Forming (BF), and Noise Suppression (NS) technologies. The ALC898 incorporates Realtek proprietary converter technology to achieve 110dB Signal-to-Noise ratio (SNR) playback (DAC) quality and 104dB SNR recording (ADC) quality, and is designed for Windows Vista premium desktop and laptop systems.

All analog I/O are input and output capable, and headphone amplifiers are also integrated at eight analog output ports (port-A to port-H). All analog I/Os can be re-tasked according to user's definitions.

Support for 16/20/24-bit S/PDIF input and output with up to 192kHz sample rate offers easy connection of PCs to consumer electronic products such as digital decoders and speakers. The ALC898 features secondary S/PDIF-OUT output and converter that transport digital audio output to a High Definition Media Interface (HDMI) transmitter.

The ALC898 supports host audio from the Intel chipsets, and also from any other HDA compatible audio controller. With various software utilities like environment sound emulation, multiple-band and independent software equalizer, dynamic range compressor and expander, optional Dolby[®] Digital Live, Dolby[®] PCEE program and DTS[®] CONNECT[™], the ALC898 provides the highest sound quality, providing an excellent entertainment package and game experience for PC users.



2. Features

2.1. Hardware Features

- High performance DACs with 110dB signal-to-noise ratio(A-weighting)
- High performance ADCs with 104dB signal-to-noise ration (A-weighting).
- Meets Microsoft WLP3.x (Windows Logo Program) audio requirements
- Ten DAC channels support 16/20/24-bit PCM format for 7.1 sound playback, plus 2 channels of concurrent independent stereo sound output (multiple streaming) through the front panel output
- Three stereo ADCs support 16/20/24-bit PCM format, multiple stereo recording
- All DACs supports 44.1k/48k/88.2k/96k/192kHz sample rate
- All ADCs supports 44.1k/48k/88.2k/96k/192kHz sample rate
- Primary 16/20/24-bit S/PDIF-OUT supports 32k/44.1k/48k/88.2k/96k/192kHz sample rate
- Secondary 16/20/24-bit S/PDIF-OUT supports 32k/44.1k/48k/88.2k/96k/192kHz sample rate
- 16/20/24-bit S/PDIF-IN supports 32k/44.1k/48k/96k/192kHz sample rate
- All analog jacks (port-A to port-H) are stereo input and output re-tasking
- Port-A/B/C/D/E/F/G/H built in headphone amplifiers
- Port-B/C/E/F with software selectable boost gain (+10/+20/+30dB) for analog microphone input
- High-quality analog differential CD input
- Supports external PCBEEP input and built-in digital BEEP generator
- Software selectable 2.5V/3.2V/4.0V VREFOUT
- Up to four channels of microphone array input are supported for AEC/BF application
- Two jack detection pins each designed to detect up to 4 jacks plugging
- Supports analog GPIO2 to be jack detection for CD input which is used as 9th analog port
- Supports legacy analog mixer architecture
- Up to 3 GPIOs (General Purpose Input and Output) for customized applications. GPIO0 and GPIO1 share pin with DMIC-CLK/SPDIF-OUT2 and DMIC-DATA.
- Supports mono and stereo digital microphone interface (pins shared with GPIO0 and GPIO1)
- Supports anti-pop mode when analog power LDO-IN is on and digital power is off.
- Built-in analog LDO.
- Content Protection for Full Rate loss-less DVD Audio, Blu-rayTM DVD and HD-DVD audio content playback (with selected versions of WinDVD/PowerDVD/TMT)
- Hardware Zero-Detect output volume control
- 0.75dB per step output volume and input volume control
- Supports 3.3V digital core power, 1.5V or 3.3V digital I/O power for HD Audio link, and 5.0V analog power
- Intel low power ECR compliant and power status control for every analog/digital converter and pin widgets.
- 48-pin LQFP 'Green' package



2.2. Software Features

- Meets Microsoft WLP 3.x and future WLP audio requirements
- WaveRT-based audio function driver for Windows Vista and Windows 7
- Direct Sound 3DTM compatible
- I3DL2 compatible
- 7.1+2 channel multi-streaming enables concurrent gaming/VoIP
- Emulation of 26 sound environments to enhance gaming experience
- Multi bands of software equalizer and tool are provided
- Voice Cancellation and Key Shifting effect
- Dynamic range control (expander, compressor and limiter) with adjustable parameters
- Intuitive Configuration Panel (Realtek Audio Manager) to enhance user experience
- Microphone Acoustic Echo Cancellation (AEC), Noise Suppression (NS), and Beam Forming (BF) technology for voice application
- Smart multiple streaming operation
- HDMI audio driver for AMD platform
- Dolby[®] PCEE programTM (optional software feature)
- DTS[®] CONNECTTM (optional software feature)
- SRS[®] TrueSurround HD (optional software feature)
- Fortemedia[®] SAMTM technology for voice processing (Beam Forming and Acoustic Echo Cancellation) (optional software feature)
- Creative[®] Host Audio program (optional software feature)

3. System Applications

- Desktop multimedia PCs
- Laptop PCs



4. Block Diagram




Figure 1. Block Diagram



4.1. Analog Input/Output Unit

Pin Complex widgets NID=14h~1Bh are re-tasking IOs.




Figure 2. Analog Input/Output Unit



5. Pin Assignments




Figure 3 Pin Assignments

5.1. Green Package and Version Identification

Location 'G' indicates Green package is used. The silicon version and step numbers are shown in the location marked 'V' and 'x'.

^{*} ALC898 is **NOT** pin compatible with ALC889, pin 3/4/25/29/37/38 are different with ALC889.



6. Pin Descriptions

6.1. Pin Description

Table 1. ALC898 Pin Description

Name	Type	Pin	Description	Characteristic Definition
DVDD	P	1	Digital core power	Digital VDD (3.3V)
GPIO0 / DMIC-CLK / SPDIF-OUT2	I/O (* ¹)	2	General Purpose Input/Output / Digital MIC clock output / Secondary S/PDIF out to HDMI transmitter	Digital Input: Threshold level is 0.5*DVDD, internal 50K pull up Digital Output: $V_{OL} < 0.1*DVDD$, $V_{OH} > 0.9*DVDD$ 6mA@75 Ω Output driving
REGREF	_	3	Reference for integrated regulator	10uF capacitor to digital ground
GPIO1 / DMIC-DATA	I/O (* ¹)	4	General Purpose Input/Output / Digital MIC Stereo channel input	Digital Input: Threshold level is 0.5*DVDD, internal 50K pull up Digital Output: V _{OL} <0.1*DVDD, V _{OH} >0.9*DVDD
SDATA-OUT	I	5	Serial TDM data input	Digital Input: Schmitt trigger, V _{IL} =0.4*DVDD-IO, V _{IH} =0.6*DVDD-IO
BITCLK	I	6	24MHz clock	Digital Input: Schmitt trigger, V _{IL} =0.4*DVDD-IO, V _{IH} =0.6*DVDD-IO
DVSS	G	7	Digital ground	Digital ground
SDATA-IN	I/O	8	Serial TDM data output	Digital Input: Schmitt trigger, $V_{IL} = 0.4*DVDD-IO, V_{IH} = 0.6*DVDD-IO$ Digital Output: $V_{OL} < 0.1*DVDD-IO, V_{OH} > 0.9*DVDD-IO$
DVDD-IO	P	9	Digital power for HD link	Scalable Digital VDD (1.5V~3.3V)
SYNC	I	10	48KHz frame sync signal	Digital Input: Schmitt trigger, V _{IL} =0.4*DVDD-IO, V _{IH} =0.6*DVDD-IO
RESET#	I	11	H/W reset input	Digital Input: Schmitt trigger, V _{IL} =0.4*DVDD-IO, V _{IH} =0.6*DVDD-IO
BEEP	I	12	External PC Beep input	Analog Input: 1.6Vrms of full scale input
SENSE A	-	13	Jack Detect for resistor network	Connect {5.1K, 10K, 20K, 39.2K} with 1% accuracy
LINE2-L	I/O	14	Analog input and output with multiple function – left channel	Analog I/O (PORT –E), default 2 nd line input. / Recommended to be re-tasking port at front panel
LINE2-R	I/O	15	Analog input and output with multiple function – right channel	Analog I/O (PORT –E), default 2 nd line input / Recommended to be re-tasking port at front panel
MIC2-L	I/O	16	Analog input and output with multiple function – left channel	Analog I/O (PORT –F), default 2 nd mic input / Recommended to be re-tasking port at front panel
MIC2-R	I/O	17	Analog input and output with multiple function – right channel	Analog I/O (PORT –F), default 2 nd mic input / Recommended to be re-tasking port at front panel
CD-L	I	18	CD input left channel	Analog Input: 1.6Vrms of full scale input
CD-GND	I	19	CD input reference ground	Analog Input: 1.6Vrms of full scale input
CD-R	I	20	CD input right channel	Analog Input: 1.6Vrms of full scale input
MIC1-L	I/O	21	Analog input and output with multiple function – left channel	Analog I/O (PORT –B), default 1 st mic input. Recommended to be microphone input at rear panel
MIC1-R	I/O	22	Analog input and output with multiple function – right channel	Analog I/O (PORT –B), default 1 st mic input. Recommended to be microphone input at rear panel



Name	Type	Pin	Description	Characteristic Definition
LINE1-L	I/O	23	Analog input and output with	Analog I/O (PORT –C), default 1 st line input.
			multiple function – left channel	Recommended to be line level input at rear panel
LINE1-R	I/O	24	Analog input and output with	Analog I/O (PORT –C), default 1 st line input.
			multiple function – right channel	Recommended to be line level input at rear panel
LDO-OUT1	-	25	Built-in LDO output for mixer & amp	Need 10uF capacitor to analog ground and short with Pin38
AVSS1	G	26	Analog ground for mixer & amp	Analog GND
VREF	-	27	0.5*LDO-OUT1 Reference voltage	10uf capacitor to analog ground
VREFO-B	О	28	Bias voltage for MIC1 (Port-B)	Analog Output: 2.5V/3.2V/4.0V reference voltage
LDO-IN	P	29	Built-in LDO input	VDD (5V)
VREFO-F	О	30	Bias voltage for MIC2 (Port-F)	Analog Output : 2.5V/3.2V/4.0V reference voltage
VREFO-E	О	31	Bias voltage for LINE2 (Port-E)	Analog Output: 2.5V/3.2V/4.0V reference voltage
VREFO-B(2)	О	32	Secondary bias voltage for MIC1	Analog Output: 2.5V/3.2V/4.0V reference voltage
GPIO2	Ю	33	General Purpose Input/Output Power by AVDD Analog Input: Threshold level is 0.5*AVDD, into 50K pull up Analog Output: V _{OL} <0.1*AVDD, V _{OH} >0.9*AV	
SENSE B	_	34	Jack Detect for resistor network	Connect {5.1K, 10K, 20K, 39.2K} with 1% accuracy
FRONT-L	I/O	35	Analog input and output – left	Analog I/O (PORT –D), default front channel output.
FRONT-R	I/O	36	Analog input and output – right	Analog I/O (PORT –D), default front channel output.
VRP	-	37	Internal voltage for DAC, ADC	100uf polar capacitor to analog ground
LDO-OUT2	-	38	Analog power for DAC and ADC	Need 10uF capacitor to analog ground and short with Pin25
SURR-L	I/O	39	Analog input and output – left	Analog I/O (PORT –A), default surround channel.
JDREF	_	40	Reference for Jack Detect	20K, 1% resistor to AGND
SURR-R	I/O	41	Analog input and output – right	Analog I/O (PORT –A), default surround channel.
AVSS2	G	42	Analog ground for DAC & ADC	Analog GND
CENTER	I/O	43	Analog input and output – left	Analog I/O (PORT –G), default center channel.
LFE	I/O	44	Analog input and output – right	Analog I/O (PORT –G), default lfe channel.
SIDE-L	I/O	45	Analog input and output – left	Analog I/O (PORT –H), default side channel.
SIDE-R	I/O	46	Analog input and output – right	Analog I/O (PORT –H), default side channel.
SPDIF-IN /	I/O	47	S/PDIF Input /	Digital Input: Schmitt trigger (5V tolerance),
EAPD			External Amplifier Power Down	V_{IL} =0.44*DVDD, V_{IH} =0.56*DVDD Digital Output: V_{OL} <0.1*DVDD, V_{OH} >0.9*DVDD
SPDIF-OUT	О	48	Primary S/PDIF out	Digital Output: V _{OL} <0.1*DVDD, V _{OH} >0.9*DVDD
	(* ²)			10mA@75Ω Output driving
			<u>'</u>	Total: 48 Pins

^{*!:} Pin 2 and 4 have multiple functions. They are default works as GPIOs, will functions as digital MIC pins when the configuration register of digital MIC pin widget (node ID12h) is enabled, and exclusively functions as secondary S/PDIF-OUT when the configuration register of S/PDIF-OUT2 pin widget (node ID 11h) is enabled.



7. High Definition Audio Link Protocol

7.1. Link Signals

The High Definition Audio (HDA) link is the digital serial interface that connects the HDA codecs to the HDA Controller. The HDA link protocol is controller synchronous, based on a 24.0MHz BIT-CLK sent by the HDA controller. The input and output streams, including command and PCM data, are isochronous with a 48kHz frame rate. Figure 4 shows the basic concept of the HDA link protocol.




Figure 4. HDA Link Protocol




7.1.1. Signal Definitions

Table 2 Link Signal Definitions

Item	Description
BCLK	24.0MHz bit clock sourced from the HDA controller and connecting to all codecs
SYNC	48kHz signal used to synchronize input and output streams on the link. It is sourced from the HDA controller and connects to all codecs
SDO	Serial data output signal driven by the HDA controller to all codecs. Commands and data streams are carried on SDO. The data rate is double pumped; the controller drives data onto the SDO, the codec samples data present on SDO with respect to each edge of BCLK. The HDA controller must support at least one SDO. To extend outbound bandwidth, multiple SDOs may be supported
SDI	Serial data input signal driven by the codec. This is point-to-point serial data from the codec to the HDA controller. The controller must support at least one SDI, and up to a maximum of 15 SDI's can be supported. SDI is driven by the codec at each rising edge of BCLK, and sampled by the controller at each rising edge of BCLK. SDI can be driven by the controller to initialize the codec's ID
RST#	Active low reset signal. Asserted to reset the codec to default power on state. RST# is sourced from the HDA controller and connects to all codecs

Table 3. HDA Signal Definitions

Signal Name	Source	Type for Controller	Description
BCLK	Controller	Output	Global 24.0MHz bit clock
SYNC	Controller	Output	Global 48kHz Frame Sync and outbound tag signal
SDO	Controller	Output	Serial data output from the controller
SDI	Codec/Controller	Input/Output	Serial data input from codec. Weakly pulled down by the controller
RST#	Controller	Output	Global active low reset signal





7.1.2. Signaling Topology


The HDA controller supports two SDOs for the outbound stream, up to 15 SDIs for the inbound stream. RST#, BCLK, SYNC, SDO0, and SDO1 are driven by controller to codecs. Each codec drives its own point-to-point SDI signal(s) to the controller.

Figure 6 shows the possible connections between the HDA controller and codecs:

- Codec 0 is a basic connection. There is one single SDO and one single SDI for normal transmission
- Codec 1 has two SDOs for doubled outbound rate, a single SDI for normal inbound rate
- Codec 2 supports a single SDO for normal outbound rate, and two SDIs for doubled inbound rate
- Codec N has two SDOs and multiple SDIs

The multiple SDOs and multiple SDIs are used to expand the transmission rate between controller and codecs. Section 7.2 Frame Composition, page 11 describes the detailed outbound and inbound stream compositions for single and multiple SDOs/SDIs.

The connections shown in Figure 6 can be implemented concurrently in an HDA system. The ALC898 is designed to receive a single SDO stream.



7.2. Frame Composition

7.2.1. Outbound Frame – Single SDO


An outbound frame is composed of one 32-bit command stream and multiple data streams. There are one or multiple sample blocks in a data stream. Only one sample block exists in a stream if the HDA controller delivers a 48kHz rate of samples to the codec. Multiple sample blocks in a stream means the



sample rate is a multiple of 48kHz. This means there should be two blocks in the same stream to carry 96kHz samples (Figure 7).

For outbound frames, the stream tag is not in SDO, but in the SYNC signal. A new data stream is started at the end of the stream tag. The stream tag includes a 4-bit preamble and 4-bit stream ID (Figure 8).

To keep the cadence of converters bound to the same stream, samples for these converters must be placed in the same block.



SYNC

Figure 8. SDO Stream Tag is Indicated in SYNC



7.2.2. Outbound Frame – Multiple SDOs

The HDA controller allows two SDO signals to be used to stripe outbound data, completing transmission in less time to get more bandwidth. If software determines the target codec supports multiple SDO capability, it enables the 'Stripe Control' bit in the controller's Output Stream Control Register to initiate a specific stream (Stream 'A' in Figure 9) to be transmitted on multiple SDOs. In this case, the MSB of the data stream is always carried on SDO0, the second bit on SDO1 and so forth.

SDO1 is for transmitting a striped stream. The codec does not support multiple SDOs connected to SDO0.

To guarantee all codecs can determine their corresponding stream, the command stream is not striped. It is always transmitted on SDO0, and copied on SDO1.




Figure 9. Striped Stream on Multiple SDOs



7.2.3. Inbound Frame – Single SDI

An Inbound Frame – A single SDI is composed of one 36-bit response stream and multiple data streams. Except for the initialization sequence (turnaround and address frame), the SDI is driven by the codec at each rising edge of BCLK. The controller also samples data at the rising edge of BCLK.

The SDI stream tag is not carried by SYNC, but included in the SDI. A complete SDI data stream includes one 4-bit stream tag, one 6-bit data length, and n-bit sample blocks. Zeros will be padded if the total length of the contiguous sample blocks within a given stream is not of integral byte length (Figure 11).




Figure 10. SDI Inbound Stream




Figure 11. SDI Stream Tag and Data

7.2.4. Inbound Frame – Multiple SDIs

A codec can deliver data to the controller on multiple SDIs to achieve higher bandwidth. If an inbound stream exceeds the data transfer limits of a single SDI, the codec can divide the data into separate SDI



signals, each of which operate independently, with different stream numbers at the same frame time. This is similar to having multiple codecs connected to the controller. The controller samples the divided stream into separate memory with multiple DMA descriptors, then software re-combines the divided data into a meaningful stream.




Figure 12. Codec Transmits Data Over Multiple SDIs

7.2.5. Variable Sample Rates

The HDA link is designed for sample rates of 48kHz. Variable rates of sample are delivered in multiple or sub-multiple rates of 48kHz. Two sample blocks per frame result in a 96kHz delivery rate, one sample block over two frames results in a 24kHz delivery rate. The HDA specification states that the sample rate of the outbound stream be synchronized by the controller, not by the codec. Each stream has its own sample rate, independent of any other stream.

The HDA controller supports 48kHz and 44.1kHz base rates. Table 4, page 16, shows the recommended sample rates based on multiples or sub-multiples of one of the two base rates.

Rates in sub-multiples (1/n) of 48kHz are interleaving n frames containing no sample blocks. Rates in multiples (n) of 48kHz contain n sample blocks in a frame. Table 5, page 16, shows the delivery cadence of variable rates based on 48kHz.

The HDA link is defined to operate at a fixed 48kHz frame rate. To deliver samples in (sub) multiple rates of 44.1kHz, an appropriate ratio between 44.1kHz and 48kHz must be maintained to avoid frequency drift. The appropriate ratio between 44.1kHz and 48kHz is 147/160. Meaning 147 sample blocks are transmitted every 160 frames. The cadence

"12-11-11-12-11-11-12-11-11-11- (repeat)"

interleaves 13 frames containing no sample blocks in every 160 frames. It provides a low long-term frequency drift for 44.1kHz of delivery rate. Rates in sub-multiples (1/n) of 44.1kHz also follow this cadence AND interleave n empty frames. Rates in multiples (n) of 44.1kHz applying this cadence contain n sample blocks in the non-empty frame AND interleave an empty frame between non-empty frames (Table 6, page 16).

Table 4.	Defined Sample Rate and Transmission Rate
----------	--

(Sub) Multiple	48kHz Base	44.1kHz Base
1/6	8kHz (1 sample block every 6 frames)	
1/4	12kHz (1 sample block every 4 frames)	11.025kHz (1 sample block every 4 frames)
1/3	16kHz (1 sample block every 3 frames)	
1/2		22.05kHz (1 sample block every 2 frames)
2/3	32kHz (2 sample blocks every 3 frames)	
1	48kHz (1 sample block per frame)	44.1kHz (1 sample block per frame)
2	96kHz (2 sample blocks per frame)	88.2kHz (2 sample blocks per frame)
4	192kHz (4 sample blocks per frame)	176.4kHz (4 sample blocks per frame)

Table 5. 48kHz Variable Rate of Delivery Timing

Rate	Delivery Cadence	Description
8kHz	YNNNNN (repeat)	One sample block is transmitted in every 6 frames
12kHz	YNNN (repeat)	One sample block is transmitted in every 4 frames
16kHz	YNN (repeat)	One sample block is transmitted in every 3 frames
32kHz	Y ² NN (repeat)	Two sample blocks are transmitted in every 3 frames
48kHz	Y (repeat)	One sample block is transmitted in every frame
96kHz	Y ² (repeat)	Two sample blocks are transmitted in each frame
192kHz	Y ⁴ (repeat)	Four sample blocks are transmitted in each frame

N: No sample block in a frame

Y: One sample block in a frame Y^x : X sample blocks in a frame

Table 6. 44.1kHz Variable Rate of Delivery Timing

Rate	Delivery Cadence
11.025kHz	{12}{-}{11}{-}{11}{-}{11}{-}{11}{-}{11}{-}{11}{-}{11}{-}{11}{-}{11}{-}{11}{-}{11}{-}
	(repeat)
22.05kHz	{12}{-}{11}{-}{11}{-}{12}{-}{11}{-}{11}{-}{11}{-}{11}{-}{11}{-}{11}{-}{11}{-}
	(repeat)
44.1kHz	12-11-11-12-11-11-12-11-11-11- (repeat)
88.2kHz	12 ² -11 ² -12 ² -11 ² -11 ² -(repeat)
174.4kHz	12 ⁴ -11 ⁴ -11 ⁴ -12 ⁴ -11 ⁴ -12 ⁴ -11 ⁴ -11 ⁴ -12 ⁴ -11 ⁴ -11 ⁴ -(repeat)

{ - } =NNNN

22.050kHz: {12}=YNYNYNYNYNYNYNYNYNYNYNYNYN

{11}=YNYNYNYNYNYNYNYNYNYNYN

{ - }=NN

44.1kHz 12-=Contiguous 12 frames containing 1 sample blocks each, followed by one frame with no sample block.



 12^2 - =Contiguous 12 frames containing 2 sample blocks each, followed by one frame with

no sample block.

174.4kHz 12⁴-=Contiguous 12 frames containing 4 sample blocks each, followed by one frame with

no sample block.



7.3. Reset and Initialization

There are two types of reset within an HDA link:

- Link Reset. Generated by assertion of the RST# signal, all codecs return to their power on state
- Codec Reset. Generated by software directing a command to reset a specific codec back to its default state

An initialization sequence is requested after any of the following three events:

- 1. Link Reset
- 2. Codec Reset
- 3. Codec changes its power state (for example, hot docking a codec to an HDA system)

7.3.1. Link Reset

A link reset may be caused by 3 events:

- 1. The HDA controller asserts RST# for any reason (power up, or PCI reset)
- 2. Software initiates a link reset via the 'CRST' bit in the Global Control Register (GCR) of the HDA controller
- 3. Software initiates power management sequences. Figure 13, shows the 'Link Reset' timing including the 'Enter' sequence (●~●) and 'Exit' sequence (●~●)

Enter 'Link Reset':


- Software writes a 0 to the 'CRST' bit in the Global Control Register of the HDA controller to initiate a link reset
- **2** When the controller completes the current frame, it does not signal the normal 8-bit frame SYNC at the end of the frame
- 1 The controller drives SYNC and all SDOs to low. Codecs also drive SDIs to low
- The controller asserts the RST# signal to low, and enters the 'Link Reset' state
- All link signals driven by controller and codecs should be tri-state by internal pull low resistors

Exit from 'Link Reset':

- **6** If BCLK is re-started for any reason (codec wake-up event, power management, etc.)
- Software is responsible for de-asserting RST# after a minimum of 100μs BCLK running time (the 100μsec provides time for the codec PLL to stabilize)
- Minimum of 4 BCLK after RST# is de-asserted, the controller starts to signal normal frame SYNC



9 When the codec drives its SDI to request an initialization sequence (when the SDI is driven high at the last bit of frame SYNC, it means the codec requests an initialization sequence)



7.3.2. Codec Reset

A 'Codec Reset' is initiated via the codec RESET command verb. It results in the target codec being reset to the default state. After the target codec completes its reset operation, an initialization sequence is requested.



7.3.3. Codec Initialization Sequence

- The codec drives SDI high at the last bit of SYNC to request a Codec Address (CAD) from the controller
- 2 The codec will stop driving the SDI during this turnaround period
- **3456** The controller drives SDI to assign a CAD to the codec
- The controller releases the SDI after the CAD has been assigned
- **3** Normal operation state




Figure 14. Codec Initialization Sequence



7.4. Verb and Response Format

7.4.1. Command Verb Format

There are two types of verbs; one with 4-bit identifiers (4-bit verbs) and 16-bits of data, the other with 12-bit identifiers (12-bit verbs) and 8-bits of data. Table 7 shows the 4-bit verb structure of a command stream sent from the controller to operate the codec. Table 8 is the 12-bit verb structure that gets and controls parameters in the codec.

Table 7. 40-Bit Commands in 4-Bit Verb Format

Bit [39:32]	Bit [31:28]	Bit [27:20]	Bit [19:16]	Bit [15:0]
Reserved	Codec Address	Node ID	Verb ID	Payload

Table 8. 40-Bit Commands in 12-Bit Verb Format

Bit [39:32]	Bit [31:28]	Bit [27:20]	Bit [19:8]	Bit [7:0]		
Reserved	Codec Address	Node ID	Verb ID	Payload		



Table 9. Verbs Supported by the ALC898 (Y=Supported)

Table 9. Verbs Supported by the ALC898 (Y=Supported)																
Supported Verb	Get Verb	Set Verb	Root Node	Audio Function Group	Modem Function Group	HDMI Function Group	Vendor Define Group	Audio Out Converter	Audio In Converter	Pin Widget	Sum Widget	Selector Widget	Power Widget*1	Volume Knob	Beep Generator	Vendor Defined Widget
Get parameter	F00		Y	Y				Y	Y	Y	Y	Y	Y		Y	Y
Connection Select	F01	701							Y	Y		Y				
Get Connection List Entry	F02								Y	Y	Y	Y				
Processing State	F03	703														
Coefficient Index	D-	5-														Y
Processing Coefficient	C-	4-														Y
Amplifier Gain/Mute	B-	3-							Y	Y	Y					
Stream Format	A-	2-						Y	Y							
Digital Converter 1	F0D	70D						Y	Y							
Digital Converter 2	F0D	70E						Y	Y							
Digital Converter 3	F3E	73E						Y	Y							
Digital Converter 4	F3F	73F						Y	Y							
Power State	F05	705		Y				Y	Y	Y						
Channel / Stream ID	F06	706						Y	Y							
SDI Select	F04	704														
Pin Widget Control	F07	707								Y						
Unsolicited Enable	F08	708								Y						
Pin Sense	F09	709								Y						
EAPD / BTL Enable	F0C	70C								Y						
All GPIO Control	F15 - F19	715 - 719		Y												
Beep Generator Control	F0A	70A													Y	
Volume Knob Control	F0F	70F														
Subsystem ID, Byte 0	F20	720		Y												
Subsystem ID, Byte 1	F20	721		Y												
Subsystem ID, Byte 2	F20	722		Y												
Subsystem ID, Byte 3	F20	723		Y												
Config Default, Byte 0	F1C	71C								Y						
Config Default, Byte 1	F1C	71D								Y						
Config Default, Byte 2	F1C	71E								Y						
Config Default, Byte 3	F1C	71F								Y						
RESET		7FF		Y												

Id	ble 1	U. P	araiii	eters	in the	BALC	090	(1=30	ıppoı	tea)					
Supported Parameter	Parameter ID	Root Node	Audio Function Group	Modem Function Group	HDMI Function Group	Vendor Define Group	Audio Out Converter	Audio In Converter	Pin Widget	Sum Widget	Selector Widget	Power Widget*1	Volume Knob	Beep Generator	Vendor Defined Widget
Vendor ID	00	Y													
Revision ID	02	Y													
Subordinate Node Count	04	Y	Y												
Function Group Type	05		Y												
Audio Function Group Capabilities	08		Y												
Audio Widget Capabilities	09						Y	Y	Y	Y	Y	Y		Y	Y
Sample Size, Rate	0A		Y				Y	Y							
Stream Formats	0B		Y				Y	Y							
Pin Capabilities	0C								Y						
Input Amp Capabilities	0D							Y		Y	Y				
Output Amp Capabilities	12								Y	Y					
Connection List Length	0E							Y	Y	Y	Y				
Supported Power States	0F		Y				Y	Y	Y	Y	Y				Y
Processing Capabilities	10														Y
GPI/O Count	11		Y												
Volume Knob Capabilities	13														

Table 10 Parameters in the AI C898 (Y=Supported)

7.4.2. Response Format

There are two types of response from the codec to the controller. Solicited Responses are returned by the codec in response to a current command verb. The codec will send Solicited Response data in the next frame, without regard to the Set (Write) or Get (Read) command. The 32-bit Response is interpreted by software, opaque to the controller.

Unsolicited Responses are sent by the codec independently of software requests. Jack Detection or GPI status information can be actively delivered to the controller and interpreted by software. The 'Tag' in Bit[31:28] is used to identify unsolicited events. This tag is undefined in the HDA specifications.

Table 11. Solicited Response Format

Bit [35]	Bit [34]	Bit [33:32]	Bit [31:0]
Valid	Unsol=0	Reserved	Response

Table 12.	Unsolicited	Response	Format
-----------	-------------	----------	---------------

Bit [35]	Bit [34]	Bit [33:32]	Bit [31:28]	Bit [27:0]
Valid	Unsol=1	Reserved	Tag	Response

Note: The response stream in the link protocol is 36-bits wide. The response is placed in the lower 32-bit field. Bit-35 is a 'Valid' bit to indicate the response is 'Ready'. Bit-34 is set to indicate that an unsolicited response was sent.

7.5. Power Management

All power management state changes in widgets are driven by software. Table 13 shows the System Power State Definitions. In the ALC898, only the Audio Function (NID=01h) supports power control to simplify power control. Output converters (DACs) and input converters (ADCs) have no individual power control. Software can configure whole codec power states through the audio function (NID=01h). Software may have various power states depending on system configuration.

Table 14 indicates those nodes that support power management.

Table 13. System Power State Definitions

	Table 10. Oystem I ower state Bernintons							
Power States	Definitions							
D0	All power on. Individual DACs and ADCs can be powered up or down as required							
D1	All converters (DACs and ADCs) are powered down. State maintained, analog reference stays up							
D2	Powers are still supplied. All amplifiers and converters (DACs and ADCs) powered down.							
	Codec stops PLL. State maintained and jack-detection/GPI work.							
D3 (Hot)	Powers are still supplied. All amplifiers and converters (DACs and ADCs) powered down.							
	Codec stops PLL. State maintained and jack-detection/GPI work.							
D3 (Cold)	Powers are still supplied. All amplifiers and converters (DACs and ADCs) powered down.							
	Codec stops PLL. State maintained. Jack-detection/GPI work when internal OSC power up.							

Table 14. Power Controls in NID 01h

Item	Description	D0	D1	D2	D3	Link Reset
Audio Function	HD LINK State	Normal	Normal	Normal	Normal	PD
(NID=01h)	Front DAC (NID-02h)	Normal	PD	PD	PD	PD
	Surr DAC (NID-03h)	Normal	PD	PD	PD	PD
	Cen/Lfe DAC (NID-04h)	Normal	PD	PD	PD	PD
	Side DAC (NID-05h)	Normal	PD	PD	PD	PD
	Fout DAC (NID-25h)	Normal	PD	PD	PD	PD
	LINE ADC (NID-08h)	Normal	PD	PD	PD	PD
	MIX ADC (NID-09h)	Normal	PD	PD	PD	PD
	All Headphone Drivers	Normal	Normal	PD	PD	PD
	All Mixers	Normal	Normal	PD	PD	PD
	All Reference	Normal	Normal	Normal	Normal	Normal
	Jack Detection with unsolicited response	Normal	Normal	PD	Normal	Normal* ¹

Note: PD=Powered Down

^{*1:} Jack detection with unsolicited response is issued when the Link Reset occurs in D3 state.



Table 15. Powered Down Conditions

Condition	Description
LINK Response powered down	Internal clock is stopped. SDATA-IN and S/PDIF-OUT are floated with pulled low 47K resistors internally. S/PDIF-IN is also floated. Detection of 'Link Reset Entry' and 'Link Reset Exit' sequences are supported. All states are maintained if DVDD is supplied
FRONT DAC powered down	Analog block and digital filter are powered down
SURR DAC powered down	Analog block and digital filter are powered down
CEN/LFE DAC powered down	Analog block and digital filter are powered down
SIDESURR DAC powered down	Analog block and digital filter are powered down
FOUT DAC powered down	Analog block and digital filter are powered down
LINE ADC powered down	Analog block and digital filter are powered down. Data on SDATA-IN is quiet
MIX ADC powered down	Analog block and digital filter are powered down. Data on SDATA-IN is quiet
Headphone Driver powered down	All headphone drivers are powered down
Mixers powered down	All internal mixer widgets are powered down. The DC reference and VREFOUTx at individual pin complexes are still alive
Reference power down	All internal references, DC reference, and VREFOUTx at individual pin complexes are off



8. Supported Verbs and Parameters

This section describes the Verbs and Parameters supported by various widgets in the ALC898. If a verb is not supported by the addressed widget, it will respond with 32 bits of '0'.

8.1. Verb – Get Parameters (Verb ID=F00h)

The 'Get Parameters' verb is used to get system information and the function capabilities of the HDA codec. All the parameters are read-only. There are a total of 15 ID parameters defined for each widget. Some parameters are supported only in a specific widget. Refer to section 7.4.1 Command Verb Format, page 21, for detailed information about supported parameters.

Table 16. Verb – Get Parameters (Verb ID=F00h)

Get Parameter Command Format

Codec Response Format

Bit [31:28]	Bit [27:20]	Bit [19:8]	Payload Bit [7:0]
CAd=X	Node ID=00h	Verb ID=F00h	Parameter ID[7:0]

Response [31:0]
32-bit Response

Note: If the parameter ID is not supported, the returned response is 32 bits of '0'.

8.1.1. Parameter – Vendor ID (Verb ID=F00h, Parameter ID=00h)

Table 17. Parameter – Vendor ID (Verb ID=F00h, Parameter ID=00h)

Codec Response Format

Bit	Description
31:16	Vendor ID=10ECh (Realtek's PCI vendor ID)
15:0	Device ID=0899h

Note: The Root Node (NID=00h) supports this parameter.

8.1.2. Parameter – Revision ID (Verb ID=F00h, Parameter ID=02h)

Table 18. Parameter – Revision ID (Verb ID=F00h, Parameter ID=02h)

Codec Response Format

Bit	Description
31:24	Reserved. Read as 0's
23:20	MajRev. The major version number (in decimal) of the HDA Spec to which the ALC898 is fully compliant. Response=0x1
19:16	MinRev. The minor version number (in decimal) of the HDA Spec to which the ALC898 is fully compliant. Response=0x0
15:8	Revision ID. The vendor's revision number 00h is for the first silicon version (A version), 01h is for the second version (B version), etc.
7:0	Stepping ID. The vendor's stepping number within the given Revision ID

Note: The Root Node (NID=00h in the ALC898) supports this parameter.



8.1.3. Parameter – Subordinate Node Count (Verb ID=F00h, Parameter ID=04h)

For the root node, the Subordinate Node Count provides information about audio function group nodes associated with the root node.

For function group nodes, it provides the total number of widgets associated with this function node.

Table 19. Parameter – Subordinate Node Count (Verb ID=F00h, Parameter ID=04h)

Codec Response Format

	ponder of the same
Bit	Description
31:24	Reserved. Read as 0's
23:16	Starting Node Number
	The starting node number in the sequential widgets
15:8	Reserved. Read as 0's
7:0	Total Number of Nodes
	For a root node, the total number of function groups in the root node
	For a function group, the total number of widget nodes in the function group

	Description	Reserved	Starting Node	Reserved	Total Fun/Widgets
	Bits →	Bit [31:24]	Bit [23:16]	Bit [15:8]	Bit [7:0]
Root Node	NID=00h	-	01h	-	01h
Audio Function	NID=01h	-	02h	-	25h
Others		Not supported (returns 00000000h)			

8.1.4. Parameter – Function Group Type (Verb ID=F00h, Parameter ID=05h)

Table 20. Parameter – Function Group Type (Verb ID=F00h, Parameter ID=05h)

Codec Response Format

Bit	Description
31:9	Reserved. Read as 0's
8	UnSol Capable. Read as 1.
	0: Unsolicited response is not supported by this function group
	1: Unsolicited response is supported by this function group
7:0	Function Group Type. Read as 01h.
	00h: Reserved
	01h: Audio Function
	02h: Modem Function
	03h~7Fh: Reserved
	80h~FFh: Vendor Defined Function

Note: The Audio Function Group (NID=01h) supports this parameter.



8.1.5. Parameter – Audio Function Capabilities (Verb ID=F00h, Parameter ID=08h)

Table 21. Parameter - Audio Function Capabilities (Verb ID=F00h, Parameter ID=08h)

Codec Response Format

Bit	Description
31:17	Reserved. Read as 0's
16	Beep Generator, read as 1.
	A '1' indicates the presence of an integrated Beep generator within the Audio Function Group
15:12	Reserved. Read as 0's
11:8	Input Delay. Read as 0xF.
7:4	Reserved. Read as 0's
3:0	Output Delay. Read as 0xF.

Note: The Audio Function Group (NID=01h) supports this parameter.

8.1.6. Parameter – Audio Widget Capabilities (Verb ID=F00h, Parameter ID=09h)

Table 22. Parameter - Audio Widget Capabilities (Verb ID=F00h, Parameter ID=09h)

Codec Response Format

Bit	Description		
31:24	Reserved. Read as 0's		
23:20	Widget Type		
	0h: Audio Output 1h: Audio Input 2h: Mixer 3h: Selector 4h: Pin Complex		
	5h: Power Widget 6h: Volume Knob Widget 7h~Eh: Reserved Fh: Vendor defined audio widget		
19:16	Delay. Samples delayed between the HDA link and widgets		
15:11	Reserved. Read as 0's		
10	Power Control		
	0: Power state control is not supported on this widget		
	1: Power state is supported on this widget		
9	Digital		
	0: An analog input or output converter		
	1: A widget translating digital data between the HDA link and digital I/O (S/PDIF, I2S, etc.)		
8	ConnList. Connection List		
	0: Connected to HDA link. No Connection List Entry should be queried		
	1: Connection List Entry must be queried		
7	UnsolCap. Unsolicited Capable		
	0: Unsolicited response is not supported		
	1: Unsolicited response is supported		
6	ProcWidget. Processing Widget		
	0: No processing control		
	1: Processing control is supported		
5	Reserved. Read as 0		
4	Format Override		
3	AmpParOvr, AMP Param Override		
2	OutAmpPre. Out AMP Present		



Codec Response Format

Bit	Description
1	InAmpPre. In AMP Present
0	Stereo
	0: Mono Widget
	0: Mono Widget 1: Stereo Widget

8.1.7. Parameter – Supported PCM Size, Rates (Verb ID=F00h, Parameter ID=0Ah)

Parameters here provide default information about formats. Individual converters have their own parameters to provide supported formats if their 'Format Override' bit is set.

Table 23. Parameter – Supported PCM Size, Rates (Verb ID=F00h, Parameter ID=0Ah)

Bit	Description
31:21	Reserved. Read as 0's
20	B32. 32-bit audio format support
	0: Not supported
	1: Supported
19	B24. 24-bit audio format support
	0: Not supported
	1: Supported
18	B20. 20-bit audio format support
	0: Not supported
	1: Supported
17	B16. 16-bit audio format support
	0: Not supported
	1: Supported
16	B8. 24-bit audio format support
	0: Not supported
	1: Supported
15:12	Reserved. Read as 0's
11	R12. 384kHz (=8*48kHz) rate support
	0: Not supported
	1: Supported
10	R11. 192kHz (=4*48kHz) rate support
	0: Not supported
	1: Supported
9	R10. 176.4kHz (=4*44.1kHz) rate support
	0: Not supported
0	1: Supported
8	R9. 96kHz (=2*48kHz) rate support
	0: Not supported
7	1: Supported
7	R8. 88.2kHz (=2*44.1kHz) rate support 0: Not supported
	1: Supported
	1. Supported



Codec Response Format

Bit	Description
6	R7. 48kHz rate support
	0: Not supported
	1: Supported
5	R6. 44.1kHz rate support
	0: Not supported
	1: Supported
4	R5. 32kHz (=2/3*48kHz) rate support
	0: Not supported
	1: Supported
3	R4. 22.05kHz (=1/2*44.1kHz) rate support
	0: Not supported
	1: Supported
2	R3. 16kHz (=1/3*48kHz) rate support
	0: Not supported
	1: Supported
1	R2. 11.025kHz (=1/4*44.1kHz) rate support
	0: Not supported
	1: Supported
0	R1. 8kHz (=1/6*48kHz) rate support
	0: Not supported
	1: Supported

8.1.8. Parameter – Supported Stream Formats (Verb ID=F00h, Parameter ID=0Bh)

Parameters in this node only provide default information for audio function groups. Individual converters have their own parameters to provide supported formats if the 'Format Override' bit is set.

Table 24. Parameter – Supported Stream Formats (Verb ID=F00h, Parameter ID=0Bh)

Codec Response Format

Bit	Description
31:3	Reserved. Read as 0's
2	AC3
	0: Not supported
	1: Supported
1	Float32
	0: Not supported
	1: Supported
0	PCM
	0: Not supported
	1: Supported

Note: Input converters and output converters support this parameter.



8.1.9. Parameter – Pin Capabilities (Verb ID=F00h, Parameter ID=0Ch)

The Pin Capabilities parameter returns a bit field describing the capabilities of the Pin Complex widget.

Table 25. Parameter - Pin Capabilities (Verb ID=F00h, Parameter ID=0Ch)

Codec Response Format

Bit	Description	
31:16	Reserved. Read as 0's	
15:8	VREF Control Capability	
	'1' in corresponding bit field indicates signal levels of associated Vrefout are specified as a percenta LDO-OUT1.	ge of
	7:6 5 4 3 2 1 0	
	Reserved 100% 80% Reserved Ground 50% Hi-Z	
7	L-R Swap. Indicates the capability of swapping the left and right	-
6	Balanced I/O Pin '1' indicates this pin complex has balanced pins	
5	Input Capable '1' indicates this pin complex supports input	
4	Output Capable '1' indicates this pin complex supports output	
3	Headphone Drive Capable '1' indicates this pin complex has an amplifier to drive a headphone	
2	Presence Detect Capable '1' indicates this pin complex can detect whether there is anything plugged in	
1	Trigger Required '1' indicates whether a software trigger is required for an impedance measurement	
0	Impedance Sense Capable '1' indicates this pin complex can perform analog sense on the attached device to determine its type	

Note: Only Pin Complex widgets support this parameter.

8.1.10. Parameter – Amplifier Capabilities (Verb ID=F00h, Input Amplifier Parameter ID=0Dh)

Parameters in this node provide audio function group default information. Individual converters have their own parameters to provide amplifier capabilities if the 'AMP Param Override' bit is set.

Table 26. Parameter – Amplifier Capabilities (Verb ID=F00h, Input Amplifier Parameter ID=0Dh)

Bit	Description
31	(Input) Mute Capable
30:23	Reserved. Read as 0
22:16	Step Size Indicates the size of each step in the gain range. Each step may be 0~32dB, specified in 0.25dB steps. '0' indicates a step of 0.25dB. '127' indicates a step of 32dB
15	Reserved. Read as 0
14:8	Number of Steps Indicates the number of steps in the gain range. '0' means the gain is fixed



	7	Reserved. Read as 0
Ī	6:0	Offset
		Indicates which step is 0dB

8.1.11. Parameter – Amplifier Capabilities (Verb ID=F00h, Output Amplifier Parameter ID=12h)

Parameters in this node provide audio function group default information. Individual converters have their own parameters to provide amplifier capabilities if the 'AMP Param Override' bit is set.

Table 27. Parameter – Amplifier Capabilities (Verb ID=F00h, Output Amplifier Parameter ID=12h)

Codec Response Format

Bit	Description
31	(Output) Mute Capable
30:23	Reserved. Read as 0
22:16	Step Size Indicates the size of each step in the gain range. Each step may be 0~32dB, specified in 0.25dB steps. '0' indicates a step of 0.25dB. '127' indicates a step of 32dB
15	Reserved. Read as 0
14:8	Number of Steps Indicates the number of steps in the gain range. '0' means the gain is fixed
7	Reserved. Read as 0
6:0	Offset. Indicates which step is 0dB

8.1.12. Parameter – Connect List Length (Verb ID=F00h, Parameter ID=0Eh)

Parameters in this node provide audio function widget connection information.

Table 28. Parameter – Connect List Length (Verb ID=F00h, Parameter ID=0Eh)

Bit	Description
31:8	Reserved. Read as 0
7	Short Form 0: Short Form 1: Long Form
6:0	Connect List Length Indicates the number of inputs connected to a widget. If the Connect List Length is 1, there is only one input, and there is no Connection Select Control (not a MUX widget)



8.1.13. Parameter – Supported Power States (Verb ID=F00h, Parameter ID=0Fh)

Table 29. Parameter – Supported Power States (Verb ID=F00h, Parameter ID=0Fh)

Codec Response Format

Bit	Description
31	Extended Power States Supported (EPSS)
	1: Extended power states EPSS is supported
30	CLKSTOP
	1: D3 mode operates even there is no BITCLK presents on the link
29:4	Reserved. Read as 0's
3	D3Sup
	1: Power state D3 is supported
2	D2Sup
	1: Power state D2 is supported
1	D1Sup
	1: Power state D1 is supported
0	D0Sup
	1: Power state D0 is supported

8.1.14. Parameter – Processing Capabilities (Verb ID=F00h, Parameter ID=10h)

Table 30. Parameter - Processing Capabilities (Verb ID=F00h, Parameter ID=10h)

Codec Response Format

Bit	Description
31:16	Reserved. Read as 0's
15:8	NumCoeff. Number of Coefficient
7:1	Reserved. Read as 0's
0	Benign
	0: Processing unit is not linear and time invariant
	1: Processing unit is linear and time invariant

8.1.15. Parameter – GPIO Capabilities (Verb ID=F00h, Parameter ID=11h)

Table 31. Parameter - GPIO Capabilities (Verb ID=F00h, Parameter ID=11h)

Bit	Description
31	GPIWake=0
	The ALC898 does not support GPIO wake up function
30	GPIUnsol=1
	The ALC898 supports GPIO unsolicited response
29:24	Reserved. Read as 0's



23:16	NumGPIs=00h No GPI pin is supported
	No Gi i pin is supported
15:8	NumGPOs=00h
	No GPO pin is supported
7:0	NumGPIOs=03h
	Three GPIO pins are supported

8.1.16. Parameter – Volume Knob Capabilities (Verb ID=F00h, Parameter ID=13h)

Table 32. Parameter – Volume Knob Capabilities (Verb ID=F00h, Parameter ID=13h)

Codec Response Format for NID=21h (Volume Control Knob)

code response remained the condition and		
Bit	Description	
31:8	Reserved. Read as 0s	
7	Delta. Read as 0 0: Software will not modify the volume in Volume Control Knob 1: Software can write a base volume to the Volume Control Knob	
6:0	NumSteps The total number of steps in the range of the Volume Control Knob (NID=21h), response=0x20.	

ALC898 does not support Volume Knob, will response 0s to this parameter.

8.2. Verb – Get Connection Select Control (Verb ID=F01h)

Table 33. Verb – Get Connection Select Control (Verb ID=F01h)

Get Command Format

Codec Response Format

Bit [31:28]	Bit [27:20]	Bit [19:8]	Payload Bit [7:0]
CAd=X	Node ID=Xh	Verb ID=F01h	0's

Response [31:0]
Bit[7:0] are Connection Index

Codec Response for Analog Port-A/B/C/D/E/F/G/H (NID=14h~1Bh)

Bit	Description
31:8	0's
7:0	Connection Index current settings (Default value is 01h for NID15h, 02h for NID16h, 03h for NID17h, 00h for others) 00h: Sum Widget NID=0Ch 01h: Sum Widget NID=0Dh 02h: Sum Widget NID=0Eh 03h: Sum Widget NID=0Fh 04h: Sum Widget NID=26h Other: Reserved

Codec Response for Digital Pin S/PDIF-OUT (NID=1Eh)

-			, ,
	Bit	Description	
	31:8	0's	



7:0	Connection Index current settings (Default value is 00h)
	00h: Digital Converter (S/PDIF-OUT) NID=06h
	Other: Reserved

Codec Response for Digital Pin S/PDIF-OUT2 (NID=11h)

Bit	Description		
31:8	S		
7:0	Connection Index current settings (Default value is 00h)		
	00h: Digital Converter (S/PDIF-OUT2) NID=10h		
	Other: Reserved		

Codec Response for Selector (NID=24h)

Couce Respo	Codec Response for Selector (IVID-2411)			
Bit	Description			
31:8	0's.			
7:0	Connection Index Current Settings (Default Value is 00h).			
	00h: Pin Widget NID=18h	01h: Pin Widget NID=19h		
	02h: Pin Widget NID=1Ah	03h: Pin Widget NID=1Bh		
	04h: Pin Widget NID=1Ch	05h: Pin Widget NID=1Dh		
	06h: Pin Widget NID=14h	07h: Pin Widget NID=15h		
	08h: Pin Widget NID=16h	09h: Pin Widget NID=17h		
	0Ah: Mixer Widget NID=0Bh	0Bh: Pin Widget NID=12h		

Codec Response for other NID

Bit	Description
31:0	Not supported (returns 00000000h)

8.3. Verb – Set Connection Select (Verb ID=701h)

Table 34. Verb – Set Connection Select (Verb ID=701h)

Set Commar	nd Format
------------	-----------

Bit [31:28]	Bit [27:20]	Bit [19:8]	Payload Bit [7:0]
CAd=X	Node ID=Xh	Verb ID=701h	Select Index [7:0]

Codec Response F	Format
------------------	--------

Response [31:0]
0's for all nodes

8.4. Verb – Get Connection List Entry (Verb ID=F02h)

Table 35. Verb - Get Connection List Entry (Verb ID=F02h)

Get Command Format

Codec Response Format

Bit [31:28]	Bit [27:20]	Bit [19:8]	Payload Bit [7:0]	Response [31:0]
CAd=X	Node ID=Xh	Verb ID=F02h	Offset Index - N[7:0]	32-bit Response
				· · · · · · · · · · · · · · · · · · ·

Codec Response for NID=07h (MIC ADC)

Bit	Description
31:8	Connection List Entry (N+3), (N+2), and (N+1).
	Returns 000000h.



7:0	Connection List Entry (N).
	Returns 24h (Sum Widget) for N=0~3.
	Returns 00h for N>3.

Codec Response for NID=08h (LINE ADC)

Bit	Description
31:8	Connection List Entry (N+3), (N+2), and (N+1)
	Returns 000000h
7:0	Connection List Entry (N)
	Returns 23h (Sum Widget) for N=0~3
	Returns 00h for N>3

Codec Response for NID=09h (MIX ADC)

Bit	Description
15:8	Connection List Entry (N+3), (N+2), and (N+1)
	Returns 000000h
7:0	Connection List Entry (N)
	Returns 22h (Sum Widget) for N=0~3
	Returns 00h for N>3

Codec Response for NID=0Ah (S/PDIF-IN Converter)

Bit	Description
31:8	Connection List Entry (N+3), (N+2), and (N+1)
	Returns 000000h
7:0	Connection List Entry (N)
	Returns 1Fh (S/PDIF-IN Pin Widget) for N=0~3
	Returns 00h for N>3

Codec Response for NID=0Bh (Mixer)

Bit	Description
31:24	Connection List Entry (N+3)
	Returns 1Bh (Pin Complex – LINE2) for N=0~3
	Returns 15h (Pin Complex-SURR) for N=4~7
	Returns 00h for N>7
23:16	Connection List Entry (N+2)
	Returns 1Ah (Pin Complex – LINE1) for N=0~3
	Returns 14h (Pin Complex – FRONT) for N=4~7
	Returns 00h for N>7
15:8	Connection List Entry (N+1)
	Returns 19h (Pin Complex – MIC2) for N=0~3.
	Returns 1Dh (Pin Complex – PCBEEP) for N=4~7
	Returns 17h (Pin Complex – SIDESURR) for N=8~11
	Returns 00h for N>11



7:0	Connection List Entry (N)
	Returns 18h (Pin Complex – MIC1) for N=0~3
	Returns 1Ch (Pin Complex – CD) for N=4~7
	Returns 16h (Pin Complex – CEN/LFE) for N=8~11
	Returns 00h for N>11

Codec Response for NID=0Ch (Front Sum)

Bit	Description
31:24	Connection List Entry (N)
	Returns 00h
23:16	Connection List Entry (N+2)
	Returns 00h
15:8	Connection List Entry (N+1)
	Returns 0Bh (Mixer) for N=0~3
	Returns 00h for N>3
7:0	Connection List Entry (N)
	Returns 02h (Front DAC) for N=0~3
	Returns 00h for N>3

Codec Response for NID=0Dh (Surround Sum)

Bit	Description
31:24	Connection List Entry (N)
	Returns 00h
23:16	Connection List Entry (N+2)
	Returns 00h
15:8	Connection List Entry (N+1)
	Returns 0Bh (Mixer) for N=0~3
	Returns 00h for N>3
7:0	Connection List Entry (N)
	Returns 03h (Surround DAC) for N=0~3.
	Returns 00h for N>3.

Codec Response for NID=0Eh (Cen/LFE Sum)

Codec Response for NID-OER (Cell/LFE Suin)		
Bit	Description	
31:24	Connection List Entry (N)	
	Returns 00h	
23:16	Connection List Entry (N+2)	
	Returns 00h	
15:8	Connection List Entry (N+1)	
	Returns 0Bh (Mixer) for N=0~3	
	Returns 00h for N>3	
7:0	Connection List Entry (N)	
	Returns 04h (Cen/LFE DAC) for N=0~3	
	Returns 00h for N>3	



Codec Response for NID=0Fh (Side-Surr Sum)

Bit	Description
31:24	Connection List Entry (N)
	Returns 00h
23:16	Connection List Entry (N+2)
	Returns 00h
15:8	Connection List Entry (N+1)
	Returns 0Bh (Mixer) for N=0~3
	Returns 00h for N>3
7:0	Connection List Entry (N)
	Returns 05h (Front DAC) for N=0~3
	Returns 00h for N>3

Codec Response for NID=26h (Fout Sum)

Bit	Description
31:24	Connection List Entry (N)
	Returns 00h
23:16	Connection List Entry (N+2)
	Returns 00h
15:8	Connection List Entry (N+1)
	Returns 0Bh (Mixer) for N=0~3
	Returns 00h for N>3
7:0	Connection List Entry (N)
	Returns 25h (Fout1 DAC) for N=0~3
	Returns 00h for N>3

Codec Response for NID=14h~1Bh (Port-A/B/C/D/E/F/G/H)

Bit	Description	
31:24	Connection List Entry (N+3)	
	Returns 0Fh (Sum Widget NID=0Fh) for N=0~3	
	Returns 00h for n>3	
23:16	Connection List Entry (N+2)	
	Returns 0Eh (Sum Widget NID=0Eh) for N=0~3	
	Returns 00h for N>3	
15:8	Connection List Entry (N+1)	
	Returns 0Dh (Sum Widget NID=0Dh) for N=0~3	
	Returns 00h for N>3	
7:0	Connection List Entry (N)	
	Returns 0Ch (Sum Widget NID=0Ch) for N=0~3	
	Returns 26h (Sum Widget NID=26h) for N=4~7	
	Returns 00h for N>7	



Codec Response for NID=1Eh (Pin Widget: S/PDIF-OUT)

Bit	Description	
31:16	Connection List Entry (N+3) and (N+2)	
	Returns 0000h	
15:8	Connection List Entry (N+1)	
	Returns 00h	
7:0	Connection List Entry (N)	
	Returns 06h (S/PDIF-OUT converter) for N=0~3	
	Returns 00h for N>3	

Codec Response for NID=11h (Pin Widget: S/PDIF-OUT2)

Bit	Description
31:16	Connection List Entry (N+3) and (N+2)
	Returns 0000h
15:8	Connection List Entry (N+1)
	Returns 00h
7:0	Connection List Entry (N)
	Returns 10h (S/PDIF-OUT2 converter) for N=0~3
	Returns 00h for N>3

Codec Response for NID= 22h/23h (Sum Widget before ADC 08h and ADC 09h)

Bit	Description	
31:24	Connection List Entry (N+3). Returns 1Bh (Pin Complex – LINE2) for N=0~3. Returns 15h (Pin Complex-SURR) for N=4~7. Returns 00h for N>7.	
23:16	Connection List Entry (N+2). Returns 1Ah (Pin Complex – LINE1) for N=0~3. Returns 14h (Pin Complex – FRONT) for N=4~7. Returns 0Bh (Sum Widget) for N=8~11. Returns 00h for N>11.	
15:8	Connection List Entry (N+1). Returns 19h (Pin Complex – MIC2) for N=0~3. Returns 1Dh (Pin Complex – PCBEEP) for N=4~7. Returns 17h (Pin Complex – SIDESURR) for N=8~11. Returns 00h for N>11.	
7:0	Connection List Entry (N). Returns 18h (Pin Complex – MIC1) for N=0~3. Returns 1Ch (Pin Complex – CD) for N=4~7. Returns 16h (Pin Complex – CEN/LFE) for N=8~11. Returns 00h for N>11.	



Codec Response for NID= 24h (Selector Widget)

Bit	Description	
31:24	Connection List Entry (N+3). Returns 1Bh (Pin Complex – LINE2) for N=0~3. Returns 15h (Pin Complex-SURR) for N=4~7. Returns 12h (Pin Complex- digital MIC) for N=8~11. Returns 00h for N>7.	
23:16	Connection List Entry (N+2). Returns 1Ah (Pin Complex – LINE1) for N=0~3. Returns 14h (Pin Complex – FRONT) for N=4~7. Returns 0Bh (Sum Widget) for N=8~11. Returns 00h for N>11.	
15:8	Connection List Entry (N+1). Returns 19h (Pin Complex – MIC2) for N=0~3. Returns 1Dh (Pin Complex – PCBEEP) for N=4~7. Returns 17h (Pin Complex – SIDESURR) for N=8~11. Returns 00h for N>11.	
7:0	Connection List Entry (N). Returns 18h (Pin Complex – MIC1) for N=0~3. Returns 1Ch (Pin Complex – CD) for N=4~7. Returns 16h (Pin Complex – CEN/LFE) for N=8~11. Returns 00h for N>11.	

Codec Response for Other NID

Bit	Description
31:0	Not supported (returns 00000000h)

8.5. Verb – Get Processing State (Verb ID=F03h)

Table 36. Verb – Get Processing State (Verb ID=F03h)

Get Command Format

Bit [31:28]	Bit [27:20]	Bit [19:8]	Payload Bit [7:0]
CAd=X	Node ID=Xh	Verb ID=F03h	0's

Codec Response Format
Response [31:0]
32-bit response

Codec Response for All NID

	Code Response for the tale	
	Bit	Description
ſ	31:0	Not supported (returns 00000000h)

8.6. Verb – Set Processing State (Verb ID=703h)

Table 37. Verb - Set Processing State (Verb ID=703h)

Set Command Format

Bit [31:28]	Bit [27:20]	Bit [19:8]	Payload Bit [7:0]
CAd=X	Node ID=Xh	Verb ID=703h	Processing State [7:0]

Codec Response Format
Response [31:0]
0's for all nodes



Codec Response for All NID

Ī	Bit	Description
	31:0	0's

8.7. Verb – Get Coefficient Index (Verb ID=Dh)

Table 38. Verb – Get Coefficient Index (Verb ID=Dh)

Get Command Format

Bit [31:28]

CAd=X

a Format				
Bit [27:20]	Bit [19:16]	Payload Bit [15:0]		
Node ID=20h	Verb ID=Dh	0's		

Codec Response Format		
Response [31:0]		
Bit [15:0] are Coefficient Index		

Codec Response for NID=20h (Realtek Defined Registers)

Bit	Description
31:16	Reserved. Read as 0's
15:0	Coefficient Index

Codec Response for Other NID

Bit Description		Description
	31:0	Not supported (returns 00000000h)

8.8. Verb – Set Coefficient Index (Verb ID=5h)

Table 39. Verb - Set Coefficient Index (Verb ID=5h)

Set Command Format

Set Communa i ormat					
Bit [31:28]	Bit [27:20]	Bit [19:16]	Payload Bit [15:0]		
CAd=X	Node ID=Xh	Verb ID=5h	Coefficient Index [15:0]		

Codec Response Format

Response [31:0]	
0's for all nodes	

Bit	Description
31:0	0's



8.9. Verb – Get Processing Coefficient (Verb ID=Ch)

Table 40. Verb - Get Processing Coefficient (Verb ID=Ch)

Get Command Format

Codec Response Format

Bit [31:28]	Bit [27:20]	Bit [19:16]	Payload Bit [15:0]
CAd=X	Node ID=20h	Verb ID=Ch	0's

Response [31:0]	
Processing Coefficient [15:0]	

Codec Response for NID=20h (Realtek Defined Registers)

Bit	Description
31:16	Reserved. Read as 0's
15:0	Processing Coefficient

Codec Response for Other NID

	Bit	Description
ĺ	31:0	Not supported (returns 00000000h)

8.10. Verb – Set Processing Coefficient (Verb ID=4h)

Table 41. Verb – Set Processing Coefficient (Verb ID=4h)

Set Command Format

Codec Response Format

Bit [31:28]	Bit [27:20]	Bit [19:16]	Payload Bit [15:0]
CAd=X	Node ID=Xh	Verb ID=4h	Coefficient [15:0]

Response [31:0]
0's for all nodes

Bit	Description
31:0	0's



8.11. Verb – Get Amplifier Gain (Verb ID=Bh)

This verb is used to get gain/attenuation settings from each widget.

Table 42. Verb – Get Amplifier Gain (Verb ID=Bh)

Get Command Format

Codec Response Format

Bit [31:28]	Bit [27:20]	Bit [19:16]	Payload Bit [15:0]
CAd=X	Node ID=Xh	Verb ID=Bh	'Get' payload [15:0]

Response [31:0]	
Bit[7:0] are responsible for 'Get'	

'Get' Payload in Command Bit[15:0]

Bit	Description
15	Get Input/Output 0: Input amplifier gain is requested 1: Output amplifier gain is requested
14	Reserved. Read as 0.
13	Get Left/Right 0: Right amplifier gain is requested 1: Left amplifier gain is requested
12:4	Reserved. Read as 0's
3:0	Index[3:0] for Input Source Select amplifier for this converter. If a widget has no multiple input sources, the index will be ignored

Codec Response for 07h (MIC ADC) 08h (LINE ADC) and 09h (MIX ADC)

Bit	Description
31:8	0's
7	Bit-15 is 0 in 'Get Amplifier Gain. Input Amplifier Mute, 0: Unmute, 1: Mute
	Bit-15 is 1 in 'Get Amplifier Gain. Read as 0 (No Output Amplifier Mute)
6:0	Bit-15 is 0 in 'Get Amplifier Gain. Input Amplifier Gain [6:0]. 7-bit step value (0~63) specifying the volume from -17.25dB~+30dB in 0.75dB steps Bit-15 is 1 in 'Get Amplifier Gain. Read as 0's (No Output Amplifier Mute)

Codec Response for NID=0Bh (MIXER Sum Widget)

Bit	Description
31:8	0's
7	Bit-15 is 0 in 'Get Amplifier Gain. Input Amplifier Mute. 0: Unmute 1: Mute (Default for all Index)
	Bit-15 is 1 in 'Get Amplifier Gain. Read as 0 (No Output Amplifier Mute)
6:0	Bit-15 is 0 in 'Get Amplifier Gain. Input Amplifier Gain [6:0]. 7-bit step value (0~31) specifying the volume from -34.5dB~+12dB in 1.5dB steps
	Bit-15 is 1 in 'Get Amplifier Gain. Read as 0's (No Output Amplifier Mute)



Codec Response for NID=0Ch~0Fh and 26h (Sum Widget: Front, Surr, Cen/LFE, SIDESURR, Fout Sum)

Bit	Description	
31:8	0's	
7	Bit-15 is 0 in 'Get Amplifier Gain. Input Amplifier Mute, 0: Unmute, 1: Mute Bit-15 is 1 in 'Get Amplifier Gain. Read as 0 (No Output Amplifier Mute)	
6:0	Bit-15 is 0 in 'Get Amplifier Gain'. Read as 0 (No Input Amplifier Gain). Bit-15 is 1 in 'Get Amplifier Gain'. Output Amplifier Gain [6:0]. 7-bit step value (0~87) specifying the volume from -65.25dB~0dB in 0.75dB steps.	

Codec Response for NID=14h~17h (Pin Complex: Front/Surr/CenLFE/SIDESURR)

Bit	Description
31:8	0's
7	Bit-15 is 0 in 'Get Amplifier Gain. Read as 0 Bit-15 is 1 in 'Get Amplifier Gain. Output Amplifier Mute, 0:Unmute, 1:Mute (NID=14h~17h,Default=1)
6:0	Bit-15 is 0 in 'Get Amplifier Gain. Read as 0's Bit-15 is 1 in 'Get Amplifier Gain. Read as 0 (No Output Amplifier Gain)

Codec Response for NID=18h~1Bh (Pin Complex: Front/Surr/CenLFE/SIDESURR/MIC1/MIC2/LINE1/LINE2)

Bit	Description
31:8	0's
7	Bit-15 is 0 in 'Get Amplifier Gain. Read as 0 Bit-15 is 1 in 'Get Amplifier Gain. Output Amplifier Mute, 0:Unmute, 1:Mute (NID=18h~1Bh,Default=1)
6:0	Bit-15 is 0 in 'Get Amplifier Gain. Input Amplifier Gain [6:0]. 7-bit step value (0~3) specifying the volume from 0dB~30dB in 10dB steps Bit-15 is 1 in 'Get Amplifier Gain. Read as 0 (No Output Amplifier Gain)

Codec Response for NID=22h and 23h (Sum Widget)

Bit	Description	
31:8	0's	
7	Bit-15 is 0 in 'Get Amplifier Gain. Input Amplifier Mute, 0: Unmute, 1: Mute	
	Bit-15 is 1 in 'Get Amplifier Gain. Read as 0 (No Output Amplifier Mute)	
6:0	Bit-15 is 0 in 'Get Amplifier Gain. Read as 0 (No Input Amplifier Gain)	
	Bit-15 is 1 in 'Get Amplifier Gain. Read as 0 (No Input Amplifier Gain)	

Codec Response to Other NID

Bit	Description
31:0	Not supported (returns 00000000h)



8.12. Verb – Set Amplifier Gain (Verb ID=3h)

This verb is used to set amplifier gain/attenuation in each widget.

Table 43. Verb – Set Amplifier Gain (Verb ID=3h)

Set Command Format

Codec Response Format

Bit [31:28]	Bit [27:20]	Bit [19:8]	Payload Bit [7:0]
CAd=X	Node ID=Xh	Verb ID=3h	'Set' payload [7:0]

Response [31:0]
0's for all nodes

'Set' Payload in Command Bit[15:0]

Bit	Description
15	Set Output Amp
	'1' indicates output amplifier gain will be set
14	Set Input Amp
	'1' indicates input amplifier gain will be set
13	Set Left Amp
	'1' indicates left amplifier gain will be set
12	Set Right Amp
	'1' indicates right amplifier gain will be set
11:8 Index Offset (for input amplifiers on Sum widgets and Selector Widgets)	
	5 bits index offset in connection list is used to select which input gain will be set on a Sum or a Selector
	widget. The index is ignored if the node is not a Sum or a Selector widget, or the 'Set Input Amp' bit is
	not set
7	Mute
	0: Unmute
	1: Mute (-∞ gain)
6:0	Gain[6:0]
	A 7-bit step value specifying the amplifier gain



8.13. Verb – Get Converter Format (Verb ID=Ah)

Table 44. Verb – Get Converter Format (Verb ID=Ah)

Get Command Format

Codec Response Format

Bit [31:28]	Bit [27:20]	Bit [19:16]	Payload Bit [15:0]
CAd=X	Node ID=Xh	Verb ID=Ah	0's

1	
Response [31:0]	
Bit[15:0] are converter format	

Codec Response for NID=02h~05h, 25h, 06h, 10h (Output Converters: Front, Surr, Cen/LFE, Side-Surr, Fout DAC S/PDIF-OUT, S/PDIF-OUT2).

Codec Response for NID=07h~0Ah (Input Converters: MIC_LINE_MIX_DAC_and S/PDIF-IN)

Bit	Description	
31:16	Reserved. Read as 0	
15	Stream Type (TYPE)	
	0: PCM	
	1: Non-PCM	
14	Sample Base Rate (BASE)	
	0: 48kHz	
	1: 44.1kHz	
13:11	Sample Base Rate Multiple (MULT)	
	000b: *1 001b: *2 010b: *3 011b: *4 100b~111b: Reserved	
10:8	Sample Base Rate Divisor (DIV)	
	000b: /1 001b: /2 010b: /3 011b: /4 100b: /5 101b: /6 110b: /7 111b: /8	
7	Reserved. Read as 0.	
6:4	Bits per Sample (BITS)	
	000b: 8 bits 001b: 16 bits 010b: 20 bits 011b: 24 bits 100b: 32 bits 101b~111b: reserved	
3:0	Number of Channels	
	0: 1 channel 1: 2 channels 2: 3 channels 15: 16 channels	

8.14. Verb – Set Converter Format (Verb ID=2h)

Table 45. Verb – Set Converter Format (Verb ID=2h)

Set Command Format

Bit [31:28]

CAd=X

a i oimat		
Bit [27:20]	Bit [19:16]	Payload Bit [15:0]
Node ID=Xh	Verb ID=2h	Set format [15:0]

Codec Response Format
Response [31:0]
0's for all nodes

'Set' Payload in Command Bit[15:0]

Bit	Description
31:16	Reserved. Read as 0
15	Stream Type (TYPE) 0: PCM
	1: Non-PCM
14	Sample Base Rate (BASE) 0: 48kHz 1: 44.1kHz



'Set' Payload in Command Bit[15:0]

Bit	Description			
13:11	Sample Base Rate Multiple (MULT)			
	000b: *1 001b: *2 010b: *3 011b: *4 100b~111b: Reserved			
10:8	Sample Base Rate Divisor (DIV)			
	000b: /1 001b: /2 010b: /3 011b: /4 100b: /5 101b: /6 110b: /7 111b: /8			
7	Reserved. Read as 0			
6:4	Bits per Sample (BITS)			
	000b: 8 bits 001b: 16 bits 010b: 20 bits 011b: 24 bits 100b: 32 bits 101b~111b: Reserved			
3:0	Number of Channels			
	0: 1 channel 1: 2 channels 2: 3 channels 15: 16 channels			

8.15. Verb – Get Power State (Verb ID=F05h)

Table 46. Verb – Get Power State (Verb ID=F05h)

Get Command Format

Codec Response Format

Bit [31:28]	Bit [27:20]	Bit [19:8]	Payload Bit [7:0]
CAd=X	Node ID=01h	Verb ID=Ah	0's

Response [31:0]	
Power State [7:0]	

Codec Response for NID=01h (Audio Function Group)

Codec Response for NID=02h~05h, 25h, 07h ~ 09h (Audio Input/Output Converter)

Codec Response for NID=11h, 12h, 14h~1Fh (Pin Widget)

Codec Response for NID=06h, 10h, 0Ah (Audio Input/Output Converter)

Bit	Description			
31:11	Reserved. Read as 0's			
10	PS-SettingReset			
	0: Setting of widgets have been reset during any low power state.			
	1: The setting were changed from the defaults have been reset to their default during any low power			
	state.			
9	PS-ClkStopOk			
	0: No capability to operate normally with BCLK stop.			
	1: Operate properly with no BCLK.			
	Only Audio Function Group (NID=01h) supports this setting.			
8 PS-Error				
Not supported in ALC898.				
7:6	Reserved			
5:4	PS-Act. Actual Power State [1:0]			
	00: Power state is D0			
	01: Power state is D1			
	10: Power state is D2			
	11: Power state is D3			
	PS-Act indicates the actual power state of the referenced node. For Audio Function Group nodes (NID=01h), PS-Act is always equal to PS-Set			
3:2	Reserved. Read as 0's			



Codec Response for NID=01h (Audio Function Group)

Codec Response for NID=02h~05h, 25h, 07h ~ 09h (Audio Input/Output Converter)

Codec Response for NID=11h, 12h, 14h~1Fh (Pin Widget)

Codec Response for NID=06h, 10h, 0Ah (Audio Input/Output Converter)

_	Code Response for the von, form (radio input output converter)				
	1:0	PS-Set, Set Power State [1:0]			
		00: Power state is D0			
		01: Power state is D1			
		10: Power state is D2			
		11: Power state is D3			
		PS-Set controls the current power setting of the referenced node			

Codec Response for other NID

Court Italy only 101 out 1112		
Bit	Description	
31:0	Not supported (returns 00000000h)	

8.16. Verb – Set Power State (Verb ID=705h)

Table 47. Verb - Set Power State (Verb ID=705h)

Set Command Format

Bit [31:28]

CAd=X

4 1 0111141				
Bit [27:20]	Bit [19:8]	Payload Bit [7:0]		
Node ID=01h	Verb ID=705h	Power State [7:0]		

Codec Response Format
Response [31:0]
0's for all nodes

'Power State' in Command Bit[7:0]

Bit	Description			
7:6	Reserved. Read as 0's			
5:4	PS-Act. Actual Power State [1:0]			
	00: Power state is D0			
	01: Power state is D1			
	10: Power state is D2			
	11: Power state is D3			
	PS-Act indicates the actual power state of the referenced node.			
3:2	Reserved. Read as 0's			
1:0	PS-Set. Set Power State [1:0]			
	00: Power state is D0			
	01: Power state is D1			
	10: Power state is D2			
	11: Power state is D3			



8.17. Verb – Get Converter Stream, Channel (Verb ID=F06h)

Table 49. Verb - Get Converter Stream, Channel (Verb ID=F06h)

Get Command Format

Codec Response Format

Bit [31:28]	Bit [27:20]	Bit [19:8]	Payload Bit [7:0]
CAd=X	Node ID=Xh	Verb ID=F06h	0's

Response [31:0]	
Stream & Channel [7:0]	

Codec Response for NID=02h~05h,25h, 06h, 10h (Output Converters: Front, Surr, Cen/LFE, Side-Surr, Fout DAC, S/PDIF-OUT, S/PDIF-OUT2)

Codec Response for NID=07h~0Ah (Input Converters: MIC ADC, LINE ADC, MIX DAC, and S/PDIF-IN)

Bit	Description	
31:8	Reserved. Read as 0's	
7:4	Stream[3:0]	
	The link stream used by the converter. 0000b is stream 0, 0001b is stream 1, etc.	
3:0	Channel[3:0] The lowest channel used by the converter. A stereo converter will use the set channel n as well as n+1 for its left and right channel	

Codec Response for other NID

Bit	Description
31:0	Not supported (returns 00000000h)

8.18. Verb – Set Converter Stream, Channel (Verb ID=706h)

Table 48. Verb – Set Converter Stream, Channel (Verb ID=706h)

Set Command Format

Codec Response Format

Bit [31:28]	Bit [27:20]	Bit [19:8]	Payload Bit [7:0]
CAd=X	Node ID=Xh	Verb ID=706h	Stream & Channel [7:0]

Response [31:0]	
0's for all nodes	

'Stream and Channel' in Command Bit[7:0]

Bit	Description	
31:8	Reserved. Read as 0's	
7:4	Set Stream[3:0]	
	The link stream used by the converter. 0000b is stream 0, 0001b is stream 1, etc.	
1:0 Set Channel[3:0]		
	The lowest channel used by the converter. A stereo converter will use the set channel n as well as n+1	
	for its left and right channel	

Note: This verb assigns stream and channel for output converters (NID=02h~06h, 25h, 10h) and input converters (NID=07h~0Ah). Other widgets will ignore this verb.



8.19. Verb – Get Pin Widget Control (Verb ID=F07h)

Table 49. Verb - Get Pin Widget Control (Verb ID=F07h)

Get Command Format

Codec Response Format

Bit [31:28]	Bit [27:20]	Bit [19:8]	Payload Bit [7:0]
CAd=X	Node ID=Xh	Verb ID=F07h	0's

Response [31:0]	
Pin Control [7:0]	

Codec Response for NID=14h~1Bh, 1Ch, 1Dh, 1Eh, 11h, 12h, 1Fh

(Pin Complex: FRONT, SURR, CENLFE, SIDESURR, MIC1, MIC2, LINE1, LINE2, CD-IN, PCBEEP, S/PDIF-OUT, S/PDIF-OUT2, DMIC and S/PDIF-IN)

Bit	Description
31:1	Reserved. Read as 0's
7	H-Phn Enable (Headphone Amplifier Enable, EN_AMP for a I/O unit)
	0: Disabled
	1: Enabled
6	Out Enable (Output Buffet Enable, EN_OBUF for a I/O unit)
	0: Disabled
	1: Enabled
5	In Enable (Input Buffer Enable, EN_IBUF for a I/O unit)
	0: Disabled
	1: Enabled
4:3	Reserved
2:0	VrefEn (Vrefout Enable Control)
	000b: Hi-Z (Disabled)
	001b: 50% of LDO-OUT1
	010b: Ground 0V
	011b: Reserved
	100b: 80% of LDO-OUT1
	101b: 100% of LDO-OUT1
	110b~111b: Reserved

Codec Response for other NID

Bit	Description
31:0	Not supported (returns 00000000h)



8.20. Verb – Set Pin Widget Control (Verb ID=707h)

Table 50. Verb - Set Pin Widget Control (Verb ID=707h)

Set Command Format

Codec Response Format

Bit [31:28]	Bit [27:20]	Bit [19:8]	Payload Bit [7:0]
CAd=X	Node ID=Xh	Verb ID=707h	Pin Control [7:0]

Response [31:0]
0's for all nodes

'Pin Control' in command [7:0] for NID=14h~1Bh, 1Ch, 1Dh, 1Eh, 11h, 12h, 1Fh: (Pin Complex: FRONT, SURR, CENLFE, SIDESURR, MIC1, MIC2, LINE1, LINE2, CD-IN, PCBEEP, S/PDIF-OUT, S/PDIF-OUT2, DMIC and S/PDIF-IN)

Bit	Description
31:1	Reserved. Read as 0's
7	H-Phn Enable (Headphone Amplifier Enable, EN_AMP for a I/O unit)
	0: Disabled
	1: Enabled
6	Out Enable (Output Buffet Enable, EN_OBUF for a I/O unit)
	0: Disabled
	1: Enabled
5	In Enable (Input Buffer Enable, EN_IBUF for a I/O unit)
	0: Disabled
	1: Enabled
4:3	Reserved
2:0	VrefEn (Vrefout Enable Control)
	000b: Hi-Z (Disabled)
	001b: 50% of LDO-OUT1
	010b: Ground 0V
	011b: Reserved
	100b: 80% of LDO-OUT1
	101b: 100% of LDO-OUT1
	110b~111b: Reserved



8.21. Verb – Get Unsolicited Response Control (Verb ID=F08h)

Determines whether a widget is enabled to send an unsolicited response. An HDA codec can use an unsolicited response to inform software of a real-time event.

Table 51. Verb – Get Unsolicited Response Control (Verb ID=F08h)

Get Command Format

Codec Response Format

Bit [31:28]	Bit [27:20]	Bit [19:8]	Payload Bit [7:0]
CAd=X	Node ID=Xh	Verb ID= F08h	0's

Response [31:0]	
32-bit Response	

Codec Response for NID=01h (GPIO in Audio Function Group), 0Ah (S/PDIF-IN Converter) 14h~1Ch, (Port A to H, CD-IN)

Bit	Description
31:8	Reserved. Read as 0's
7	Unsolicited Response is Enabled 0: Disabled 1: Enabled
6:4	Reserved. Read as 0's
3:0	Assigned Tag for Unsolicited Response The tag[3:0] is assigned by software to determine which widget generates unsolicited responses

Codec Response for other NID

Bit	Description	
31:0 Not supported (returns 00000000h)		

8.22. Verb – Set Unsolicited Response Control (Verb ID=708h)

Enables a widget to generate an unsolicited response.

Table 52. Verb – Set Unsolicited Response Control (Verb ID=708h)

Set Command Format

Codec	Response	Format
-------	----------	--------

Bit [31:28]	Bit [27:20]	Bit [19:8]	Payload Bit [7:0]	Respons
CAd=X	Node ID=Xh	Verb ID=708h	EnableUnsol [7:0]	0's for a

Response [31:0]	
0's for all nodes	

'EnableUnsol' in Command Bit[7:0] for NID=01h (GPIO in Audio Function Group), 0Ah (S/PDIF-IN Converter), 14h~1Ch, (Port A to H, CD-IN)

Bit	Description
31:8	Reserved. Read as 0's
7	Enable Unsolicited Response
	0: Disable
	1: Enable
6:4	Reserved. Read as 0's
3:0	Tag for Unsolicited Response
	Tag[3:0] is defined by software to assign a 4-bit tag for nodes that are enabled to generate unsolicited
	responses



8.23. Verb – Get Pin Sense (Verb ID=F09h)

Returns the Presence Detect status and the impedance of a device attached to the pin.

Table 53. Verb - Get Pin Sense (Verb ID=F09h)

Codec Response Format

Bit [31:28]	Bit [27:20]	Bit [19:8]	Payload Bit [7:0]
CAd=X	Node ID=Xh	Verb ID= F09h	0's

Response [32	1:0]
32-bit Respo	nse

Codec Response for NID = 14h~1Ch

Bit	Description	
31	Presence Detect Status	
	0: No device is attached to the pin	
	1: Device is attached to the pin	
30:0	30:0 Measured Impedance	
	The ALC898 does not support hardware impedance detection. This field is read as 0s.	

Codec Response for other NID

Bit	Description
31:0	Not supported (returns 00000000h)

8.24. Verb – Execute Pin Sense (Verb ID=709h)

Table 54. Verb - Execute Pin Sense (Verb ID=709h)

Command Format

Codec	Response	Format
Codec	Response	гоннац

Bit [31:28]	Bit [27:20]	Bit [19:8]	Payload Bit [7:0]
CAd=X	Node ID=Xh	Verb ID= 709h	Right Channel[0]

1
Response [31:0]
0's for all nodes

'Payload' in Command Bit[7:0]

Bit	Description
7:1	Reserved. Read as 0's
0	Right (Ring) Channel Select
	0: Sense Left channel (Tip)
	1: Sense Right channel (Ring)
	The ALC898 does not support hardware impedance sensing and will ignore this control.



8.25. Verb – Get Volume Knob Widget (Verb ID=F0Fh)

Table 55. Verb – Get Volume Knob (Verb ID=F0Fh)

Get Command Format

Codec Response Format

Bit [31:28]	Bit [27:20]	Bit [19:8]	Payload Bit [7:0]
CAd=X	Node ID=21h	Verb ID= F0Fh	0's

Response [31:0]	
Bit[31:8]=0s, Bit[7:0] is volume	

Codec Response for NID = 21h (Volume Knob Widget)

Bit	Description
31:8	Reserved
7	Direct 0: The volume generated by external HW volume control will be sent by unsolicited response. Software is responsible for programming the amplifier appropriately. 1: The volume generated by external HW volume control will directly affect the volume of the amplifier.
6:0	Volume in steps

The ALC898 does not support this Verb.

8.26. Verb – Set Volume Knob Widget (Verb ID=70Fh)

Table 56. Verb – Set Volume Knob (Verb ID=70Fh)

Set Command Format

Codec Response Format

Bit [31:28]	Bit [27:20]	Bit [19:8]	Payload Bit [7:0]
CAd=X	Node ID=21h	Verb ID= 70Fh	Bit[7] is 'Direct' control

Response [31:0]
0's

'Payload' in Command Bit[7:0]

Bit	Description
31:8	Reserved
7	Direct 0: The volume generated by external HW volume control will be sent by unsolicited response. Software is responsible for programming the amplifier appropriately. 1: The volume generated by external HW volume control will directly affect the volume of the amplifier.
6:0	Reserved

The ALC898 does not support this Verb.



8.27. Verb – Get Configuration Default (Verb ID=F1Ch)

Reads the 32-bit sticky register for each Pin Widget configured by software.

Table 57. Verb – Get Configuration Default (Verb ID=F1Ch)

Get Command Format

Codec Response Format

Bit [31:28]	Bit [27:20]	Bit [19:8]	Payload Bit [7:0]
CAd=X	Node ID=Xh	Verb ID= F1Ch	0's

Response [31:0]
32-bit Response

Codec Response for NID=14h~1Bh (Port-A ~ Port-H), 1Ch(CD-IN), 1Dh(BEEP-IN), 1Eh(S/PDIF-OUT), 1Fh(S/PDIF-IN), 11h(S/PDIF-OUT2) and 12h(Digital MIC)

Bit	Description						
31:0	32-bit configurat	2-bit configuration information for each pin widget					
	Default value for	each pin widge	t,				
	[31:30]: Port Cor	nnectivity (0h is	"Port"; 2h is "."	Header";1h is "l	No Connected"))	
	[29:24]: Location	1					
	[23:20]: Default						
	[19:16]: Connect	ion Type					
	[15:12]: Color						
	[11:08]: Misc						
	[07:04]: Default						
	[03:00]: Sequenc	e					
	NID 14h	NID 15h	NID 16h	NID 17h	NID 18h	NID 19h	1
	01014030h	01011031h	01016032h	01012033h	01A19850h	02A19C80h	
	0101403011	0101103111	0101003211	0101203311	01A19030II	02A19C60II	l
	NID 1Ah	NID 1Bh	NID 1Ch	NID 1Dh	NID 1Eh	NID 1Fh	1
	01813051h	02214C40h	9933105Fh	411111F0h	01441070h	41C46060h	
	0101303111	02214C40II	99331U3FII	41111117011	014410/0II	4104000011	J
	NID 11h	NID 12h	1				
	NID 11h	NID 12h					
	411111F0h	411111F0h					

Note: The 32-bit registers for each Pin Widget are sticky and will not be reset by a LINK Reset or Codec Reset (Function Reset Verb).

	NID=14h	NID=15h	NID=16h	NID=17h	NID=18h	NID=19h	NID=1Ah	NID=1Bh	NID=1Ch
Name	FRONT	SURR	CEN/LFE	SIDE	MIC1	MIC2	LINE1	LINE2	CD-IN
Port	Jack	Jack	Jack	Jack	Jack	Jack	Jack	Jack	Header
Location	Rear	Rear	Rear	Rear	Rear	Front	Rear	Front	Inside
Device	Line Out	Line Out	Line Out	Line Out	Mic In	Mic In	Line In	HP Out	AUX
Con Type	1/8" Jack	1/8" Jack	1/8" Jack	ATAPI					
Color	Green	Black	Orange	Grey	Pink	Pink	Blue	Green	Black
Misc	×Vrefo ×Retask ×Sensing ✓JD	×Vrefo ×Retask ×Sensing ✓JD	×Vrefo ×Retask ×Sensing ✓JD	×Vrefo ×Retask ×Sensing ✓JD	✓Vrefo *Retask *Sensing ✓JD	✓ Vrefo ✓ Retask × Sensing ✓ JD	×Vrefo ×Retask ×Sensing ✓JD	✓Vrefo ✓Retask ×Sensing ✓JD	×Vrefo ×Retask ×Sensing ✓JD



Association	3h	3h	3h	3h	5h	8h	5h	4h	5h
Sequence	0h	1h	2h	3h	0h	0h	1h	0h	Fh

	NID=1Dh	NID=1Eh	NID=1Fh	NID=11h	NID=12h
Name	BEEP-IN	S/PDIF-OUT	S/PDIF-IN	S/PDIF-OUT2	Digital MIC
Port	NC	Jack	NC	NC	NC
Location	Rear	Rear	Rear	Rear	Rear
Device	Speaker	S/PDIF Out	S/PDIF In	Speaker	Speaker
Con Type	1/8" Jack	RCA	RCA	1/8" Jack	1/8" Jack
Color	Black	Black	Orange	Black	Black
Misc	VrefoRetaskSensingJD	×Vrefo ×Retask ×Sensing ✓JD	×Vrefo ×Retask ×Sensing ✓JD	*Vrefo *Retask *Sensing *JD	*Vrefo *Retask *Sensing *JD
Association	Fh	7h	6h	Fh	Fh
Sequence	0h	0h	0h	0h	0h

8.28. Verb – Set Configuration Default Bytes 0, 1, 2, 3 (Verb ID=71Ch/71Dh/71Eh/71Fh for Bytes 0, 1, 2, 3)

The BIOS can use this verb to figure out the default conditions for the Pin Widgets 14h~1Bh,11h, 12h, 1Eh and 1Fh, e.g., placement and expected default device.

Table 58. Verb - Set Configuration Default Bytes 0, 1, 2, 3

Set Command Format

Bit [31:28]	Bit [27:20]	Bit [19:8]	Payload Bit [7:0]
CAd=X	Node ID=Xh	Verb ID=71Ch,	Label [7:0]
		71Dh, 71Eh, 71Fh	

Codec Response Format
Response [31:0]
0's for all nodes

Note: Supported by Pin Widget NID=14h~1Bh(Port-A ~ Port-H),1Ch(CD-IN), 1Dh(BEEP-IN), 1Eh(S/PDIF-OUT), 1Fh(S/PDIF-IN), 11h(S/PDIF-OUT2) and 12h(Digital MIC). Other widgets will ignore this verb.

Bit	Description
31:0	0's



8.29. Verb - Get BEEP Generator (Verb ID=F0Ah)

Table 59. Verb – Get BEEP Generator (Verb ID= F0Ah)

Get Command Format

Codec Response Format

Bit [31:28]	Bit [27:20]	Bit [19:8]	Payload Bit [7:0]
CAd=X	Node ID=Xh	Verb ID= F1Bh	0's

Response [31:0]
Divider [7:0]

'Response' for NID=01h (Audio Function Group)

1	1/
Bit	Description
31:8	Reserved
7:0	Frequency Divider, F[7:0]
	The internal BEEP frequency is the result of dividing the 48kHz clock by 4 times the number specified in F[7:0]
	The lowest tone is $48kHz/(255*4)=47Hz$
	The highest tone is $48kHz/(1*4)=12kHz$
	A value of 00h in F[7:0] disables internal BEEP generator and allows external PCBEEP input

Codec Response for Other NID

Bit	Description
31:0	0's

8.30. Verb – Set BEEP Generator (Verb ID=70Ah)

Table 60. Verb – Set BEEP Generator (Verb ID= 70Ah)

Set Command Format

	_	_
Codec	Response	Format

Bit [31:28]	Bit [27:20]	Bit [19:8]	Payload Bit [7:0]
CAd=X	Node ID=01h	Verb ID=71Bh	Divider [7:0]

Response [31:0]
0's for all nodes

'Divider' in Set Command

Bit	Description
31:8	Reserved
7:0	Frequency Divider, F[7:0]
	The internal BEEP frequency is the result of dividing the 48kHz clock by 4 times the number specified
	in F[7:0]
	The lowest tone is $48kHz/(255*4)=47Hz$
	The highest tone is 48kHz/(1*4)=12kHz
	A value of 00h in F[7:0] disables the internal BEEP generator and allows external PCBEEP input

Note: All nodes except Audio Function Group (NID=01h) will ignore this verb.

Bit	Description
31:0	0's



8.31. Verb – Get GPIO Data (Verb ID=F15h)

Table 61. Verb - Get GPIO Data (Verb ID= F15h)

Get Command Format

Codec Response Format

Bit [31:28]	Bit [27:20]	Bit [19:8]	Payload Bit [7:0]
CAd=X	Node ID=01h	Verb ID=F15h	0's

Response [31:0]
32-bit Response

Codec Response for NID=01h (Audio Function Group)

Bit	Description
31:8	Reserved
7:3	GPIO[7:3] Data. Not supported in the ALC898
2:0	GPIO[2:0] Data
	The value written (output) or sensed (input) on the corresponding pin if it is enabled

Codec Response for Other NID

Bit	Description
31:0	0's

8.32. Verb – Set GPIO Data (Verb ID=715h)

Table 62. Verb – Set GPIO Data (Verb ID= 715h)

Set Command Format

Codec Response Format

Bit [31:28]	Bit [27:20]	Bit [19:8]	Payload Bit [7:0]
CAd=X	Node ID=01h	Verb ID=715h	Data [7:0]

Response [31:0]	
0's for all nodes	

'Data' in Set command for NID=01h (Audio Function Group)

Bit	Description
31:8	Reserved
7:3	GPIO[7:3] output Data. Not supported in the ALC898
2:0	GPIO[2:0] Output Data
	The value written determines the value driven on a pin that is configured as an output pin

Bit	Description
31:0	0's



8.33. Verb – Get GPIO Enable Mask (Verb ID=F16h)

Table 63. Verb - Get GPIO Enable Mask (Verb ID= F16h)

Get Command Format

Codec Response Format

Bit [31:28]	Bit [27:20]	Bit [19:8]	Payload Bit [7:0]
CAd=X	Node ID=01h	Verb ID=F16h	0's

Response [31:0]
EnableMask [7:0]

Codec Response for NID=01h (Audio Function Group)

Bit	Description	
31:8	Reserved	
7:3	Reserved	
2:0	GPIO[2:0] Enable mask	
	0: The corresponding GPIO pin is disabled and is in Hi-Z state	
	1: The corresponding GPIO pin is enabled. Its behavior is determined by the GPIO direction control	

Note: All nodes except Audio Function Group (NID=01h) will ignore this verb.

Codec Response for Other NID

To work a start of the start of	
Bit	Description
31:0	0's

8.34. Verb – Set GPIO Enable Mask (Verb ID=716h)

Table 64. Verb - Set GPIO Enable Mask (Verb ID=716h)

Set Command Format

Codec	Response	Format
-------	----------	--------

Bit [31:28]	Bit [27:20]	Bit [19:8]	Payload Bit [7:0]
CAd=X	Node ID=01h	Verb ID=716h	Enable Mask [7:0]

Response [31:0]
0's for all nodes

Codec Response for NID=01h (Audio Function Group)

Bit	Description	
31:8	Reserved	
7:3	GPIO[7:3] Enable Mask. Not supported in the ALC898	
2:0	GPIO[2:0] Enable Mask	
	0: The corresponding GPIO pin is disabled and is in Hi-Z state	
	1: The corresponding GPIO pin is enabled. Its behavior is determined by the GPIO direction control	

Note: All nodes except Audio Function Group (NID=01h) will ignore this verb.

Ī	Bit	Description
	31:0	0's



8.35. Verb – Get GPIO Direction (Verb ID=F17h)

Table 65. Verb - Get GPIO Direction (Verb ID=F17h)

Get Command Format

Codec Response Format

Bit [31:28]	Bit [27:20]	Bit [19:8]	Payload Bit [7:0]
CAd=X	Node ID=01h	Verb ID=F17h	0's

Response [31:0]
Direction [7:0]

Codec Response for NID=01h (Audio Function Group)

Bit	Description	
31:8	Reserved	
7:3	GPIO[7:3] Direction Control. Not supported in the ALC898	
2:0	GPIO[2:0] Direction Control	
	0: The corresponding GPIO pin is configured as an input	
	1: The corresponding GPIO pin is configured as an output	

Note: All nodes except Audio Function Group (NID=01h) will ignore this verb.

Codec Response for Other NID

Bit	Description
31:0	0's

8.36. Verb – Set GPIO Direction (Verb ID=717h)

Table 66. Verb - Set GPIO Direction (Verb ID=717h)

Set Command Format

Codec Response Format

Bit [31:28]	Bit [27:20]	Bit [19:8]	Payload Bit [7:0]
CAd=X	Node ID=01h	Verb ID=717h	Direction [7:0]

Response [31:0]
0's for all nodes

Codec Response for NID=01h (Audio Function Group)

Bit	Description	
31:8	Reserved	
7:3	GPIO[7:3] Direction Control. Not supported in the ALC898	
2:0	GPIO[2:0] Direction Control	
	0: The corresponding GPIO pin is configured as an input	
	1: The corresponding GPIO pin is configured as an output	

Note: All nodes except Audio Function Group (NID=01h) will ignore this verb.

Codec Response for Other NID

Bit	Description
31:0	0's



8.37. Verb – Get GPIO Unsolicited Response Enable Mask (Verb ID=F19h)

Table 67. Verb – Get GPIO Unsolicited Response Enable Mask (Verb ID=F19h)

Get Command Format

Codec Response Format

Bit [31:28]	Bit [27:20]	Bit [19:8]	Payload Bit [7:0]
CAd=X	Node ID=01h	Verb ID=F19h	0's

Response [31:0]
UnsolEnable [7:0]

Codec Response for NID=01h (Audio Function Group)

	court response for the officer (finance function of our)		
Bit	Description		
31:8	Reserved		
7:3	GPIO[7:3] Unsolicited Enable Mask. Not supported in the ALC898		
2:0	GPIO[2:0] Unsolicited Enable mask		
	0: Unsolicited response will not be sent on link		
	1: Unsolicited response will be sent on link when state of corresponding GPIO has been changed		

Note: All nodes except Audio Function Group (NID=01h) will ignore this verb.

Codec Response for Other NID

Ī	Bit	Description
	31:0	0's

8.38. Verb – Set GPIO Unsolicited Response Enable Mask (Verb ID=719h)

Table 68. Verb - Set GPIO Unsolicited Response Enable Mask (Verb ID=719h)

Set Command Format

Codec Response Format

Bit [31:28]	Bit [27:20]	Bit [19:8]	Payload Bit [7:0]
CAd=X	Node ID=01h	Verb ID=719h	UnsolEnable [7:0]

Response [31:0]
0's for all nodes

Codec Response for NID=01h (Audio Function Group)

Bit	Description	
31:8	Reserved	
7:3	GPIO[7:3] Unsolicited Enable Mask. Not supported in the ALC898	
2:0	GPIO[2:0] Unsolicited Enable Mask	
	0: Unsolicited response will not be sent on link	
	1: Unsolicited response will be sent on link when state of corresponding GPIO has been changed	

Note 1: All nodes except the Audio Function Group (NID=01h) will ignore this verb.

Note 2: The unsolicited response of corresponding GPIO is enabled when it's 'Enable Mask' and Verb-'Unsolicited Response' for NID=01h are enabled.



Codec Response for Other NID

Bit	Description
31:0	0's

8.39. Verb – Function Reset (Verb ID=7FFh)

Verb ID=7FFh

Table 69. Verb - Function Reset (Verb ID=7FFh)

0's

Command Format (NID=01h)

Node ID=01h

mat (NID=01h)		_
Bit [27:20]	Bit [19:8]	Payload Bit [7:0]	

Codec Response Format		
Response [31:0]		
0's		

Codec Response

Bit [31:28]

CAd=X

	Bit	Description
Ī	31:0	Reserved. Read as 0's

Note: The Function Reset command causes all widgets in the ALC898 to return to their power on default state.

8.40. Verb – Get Digital Converter Control 1 & Control 2 & Control 3 & Control 4 (Verb ID= F0Dh, F0Eh, F3Eh, F3Fh)

Table 70. Verb - Get Digital Converter Control 1 & Control 2 (Verb ID= F0Dh, F0Eh)

Get Command Format

00, 00, 00, 00, 00, 00, 00, 00, 00, 00,			
Bit [31:28]	Bit [27:20]	Bit [19:8]	Payload Bit [7:0]
CAd=X	Node ID=Xh	Verb ID=F0Dh/	0's
		F0Eh/F3Eh/F3Fh	

Codec Response Format

Response [31:0]			
Bit[31:16]=0's, Bit[15:0] are SIC bit			

NID=06h (S/PDIF-OUT) Response to 'Get verb' – F0Dh/F0Eh/F3Eh/F3Fh NID=10h (S/PDIF-OUT2) Response to 'Get verb' – F0Dh/F0Eh/F3Eh/F3Fh

Bit	Description – SIC (S/PDIF IEC Control) Bit[15:0]	
31:24	Read as 0's	
23	Keep Alive Enable	
	0: Disable, S/PDIF output would be disabled in D2/D3 mode	
	1: Enable, S/PDIF output would be enabled in D2/D3 mode	
22:20	Reserved. Read as 0's	
19:16 IEC Coding Type		
	Not supported in ALC898, read as 0's.	
15	Read as 0	
14:8	CC[6:0] (Category Code)	
7	LEVEL (Generation Level)	
6 PRO (Professional or Consumer format)		
	0: Consumer format	
	1: Professional format	



NID=06h (S/PDIF-OUT) Response to 'Get verb' – F0Dh/F0Eh/F3Eh/F3Fh NID=10h (S/PDIF-OUT2) Response to 'Get verb' – F0Dh/F0Eh/F3Eh/F3Fh

Bit	Description – SIC (S/PDIF IEC Control) Bit[15:0]			
5	/AUDIO (Non-Audio Data type)			
	0: PCM data			
	1: AC3 or other digital non-audio data			
4	COPY (Copyright)			
	0: Asserted			
	1: Not asserted			
3	PRE (Pre-emphasis)			
	0: None			
	1: Filter pre-emphasis is 50/15 microseconds			
2	VCFG for Validity Control (control V bit and data in Sub-Frame)			
1	V for Validity Control (control V bit and data in Sub-Frame)			
0	Digital Enable. DigEn			
	0: OFF			
	1: ON			

NID=0Ah (S/PDIF-IN) Response to 'Get verb' - F0Dh/F0Eh

Bit	Description (part of S/PDIF-IN Channel Status)		
31:16	Reserved. Read as 0's		
15	Reserved. Read as 0's		
14:8	CC[6:0] (Category Code)		
7	LEVEL (Generation Level)		
6	PRO (Professional or Consumer format)		
	0: Consumer format		
	1: Professional format		
5	/AUDIO (Non-Audio Data type)		
	0: PCM data		
1: AC3 or other digital non-audio data			
4	COPY (Copyright)		
	0: Asserted		
	1: Not asserted		
3	PRE (Pre-emphasis)		
	0: None		
	1: Filter pre-emphasis is 50/15 microseconds		
2	Reserved		
1 In'V'alid. V bit in sub-frame of S/PDIF-IN			
0: Data X and Y are valid, or S/PDIF-IN is not locked			
	1: At least one of data X and Y is invalid		
0	Digital Enable. DigEn		
	0: OFF		
	1: ON		



Codec Response for Other NID

Bit	Description
31:0	0's

8.41. Verb – Set Digital Converter Control 1 & Control 2 & Control 3 & Control 4 (Verb ID=70Dh, 70Eh, 73Eh, 73Fh)

Table 71. Verb - Set Digital Converter Control 1 & Control 2 (Verb ID=70Dh, 70Eh)

Set Command Format (Verb ID=70Dh, Set Control 1)

Bit [31:28]	Bit [27:20]	Bit [19:8]	Payload Bit [7:0]
CAd=X	Node ID=Xh	Verb ID=70Dh	SIC [7:0]

Couec Response Politiat
Response [31:0]
0's

Set Command Format (Verb ID=70Eh, Set Control 2)

Bit [31:28]	Bit [27:20]	Bit [19:8]	Payload Bit [7:0]
CAd=X	Node ID=Xh	Verb ID=70Eh	SIC [15:8]

Codec Response Format

Response [31:0]
0's

Set Command Format (Verb ID=73Eh, Set Control 3)

	,	,	,
Bit [31:28]	Bit [27:20]	Bit [19:8]	Payload Bit [7:0]
CAd=X	Node ID=Xh	Verb ID=73Eh	SIC [23:16]

Codec Response Format

Response [31:0]
0's

Set Command Format (Verb ID=73Fh, Set Control 4)

Bit [31:28]	Bit [27:20]	Bit [19:8]	Payload Bit [7:0]
CAd=X	Node ID=Xh	Verb ID=73Fh	SIC [31:24]

Codec Response Format

Response [31:0]
0's

'Payload' in Set Control 1 for NID=06h and 10h (S/PDIF-OUT and S/PDIF-OUT2)

Bit	Description – SIC (S/PDIF IEC Control) Bit[7:0]		
7	LEVEL (Generation Level)		
6	PRO (Professional or Consumer format)		
	0: Consumer format		
	1: Professional format		
5	5 /AUDIO (Non-Audio Data type)		
	0: PCM data		
	1: AC3 or other digital non-audio data		
4	4 COPY (Copyright)		
	0: Asserted		
	1: Not asserted		
3	PRE (Pre-emphasis)		
	0: None		
	1: Filter pre-emphasis is 50/15 microseconds		
2	VCFG for Validity Control (control V bit and data in Sub-Frame)		



'Payload' in Set Control 1 for NID=06h and 10h (S/PDIF-OUT and S/PDIF-OUT2)

1 V for Validity Control (control V bit and data in Sub-Frame)	
0	Digital Enable. DigEn 0: OFF
	1: ON

'Payload' in Set Control 2 for NID=06h and 10h (S/PDIF-OUT and S/PDIF-OUT2)

Bit	Description – SIC (S/PDIF IEC Control) Bit[15:8]	
7	Reserved. Read as 0's	
6:0	CC[6:0] (Category Code)	

'Payload' in Set Control 3 for NID=06h and 10h (S/PDIF-OUT and S/PDIF-OUT2)

Bit	Description – SIC (S/PDIF IEC Control) Bit[23:16]	
7	Keep Alive Enable	
	0: Disable, S/PDIF output would be disabled in D2/D3 mode	
	1: Enable, S/PDIF output would be enabled in D2/D3 mode	
6:0	Reserved	

'Payload' in Set Control 4 for NID=06h and 10h (S/PDIF-OUT and S/PDIF-OUT2)

	· · · · · · · · · · · · · · · · · · ·
Bit	Description – SIC (S/PDIF IEC Control) Bit[31:24]
7:0	Reserved

'Payload' in Set Control 1 for NID=0Ah (S/PDIF-IN)

	- "] - " "	
Bit	Description – SIC (S/PDIF IEC Control) Bit[7:0]	
7:1	Reserved	
0	Digital Enable. DigEn	
	0: OFF	
	1: ON	

'Payload' in Set Control 2 for NID=0Ah (S/PDIF-IN)

Bit	Description – SIC (S/PDIF IEC Control) Bit[7:0]	
7:0	Reserved. Read as 0's	

Note: Other widgets will ignore this verb.



8.42. Verb – Get Subsystem ID [31:0] (Verb ID=F20h/F21h/F22h/F23h)

32-bit Read/Write register for Audio Function Group (NID=01h)

Table 72. Verb – Get Subsystem ID [31:0] (Verb ID=F20h/F21h/F22h/F23h)

Get Command Format

Codec Response Format

I	Bit [31:28]	Bit [27:20]	Bit [19:8]	Payload Bit [7:0]
	CAd = X	Node ID=01h	Verb ID=F20h	0s

1
Response [31:0]
32-bit Response

Codec Response for NID=01h

Bit	Description	
31:16	Subsystem ID[23:8]. (Default=10ECh)	
15:8	Subsystem ID[7:0]. (Default=08h).	
7:0	Assembly ID[7:0]. (Default=99h).	

8.43. Verb – Set Subsystem ID [31:0] (Verb ID=723h for [31:24], 722h for [23:16], 721h for [15:8], 720h for [7:0])

Table 73. Verb - Set Subsystem ID [31:0] (Verb ID=723h, 722h, 721h, 720h)

Set Command Format

Bit [31:28]	Bit [27:20]	Bit [19:8]	Payload Bit [7:0]
CAd = X	Node ID=01h	Verb ID=723h,	Label [7:0]
		722h, 721h,	
		720h	

Codec Response Format

Response [31:0]		
	0s for all nodes	

Codec Response for all NID

Bit	Description
31:0	0s



8.44. Verb – Get EAPD Control (Verb ID=F0Ch for Get)

Table 74. Verb - Get EAPD Control (Verb ID=F0Ch)

Get Command Format (NID=14h and 1Bh)

Codec Response Format

Bit [31:28]	Bit [27:20]	Bit [19:8]	Payload Bit [7:0]
CAd=X	Node	Verb ID=F0Ch	0s
	ID=14h/1Bh		

Response [31:0]				
Bit[1] is EAPD Control				

Codec Response for NID=14h (FRONT, port-D) and 1Bh (LINE2, port-E)

Bit	Description
31:3	Reserved
2	L-R Swap
	The ALC898 does not support swapping left and right channels, read as 0.
1	EAPD Value
	0: EAPD pin state is low
	1: EAPD pin state is high
0	BTL Enable
	ALC898 does not support BTL output, read as 0.

Codec Response in for Other NID

Bi	t	Description
31:		0's

8.45. Verb – Set EAPD Control (Verb ID=70Ch for Set)

Table 75. Verb - Set EAPD Control (Verb ID=70Ch)

Set Command Format (NID=14h and 1Bh)

Bit [31:28]	Bit [27:20]	Bit [19:8]	Payload Bit [7:0]
CAd=X	Node	Verb ID=70Ch	Bit[1] is EAPD control
	ID=14h/1Bh		

Response [31:0]
0s

Codec Response Format

Payload in Set Commend for NID=14h (FRONT, port-D) and 1Bh (LINE2, port-E)

Bit	Description
7:3	Reserved, written data is ignored.
2	L-R Swap
	The ALC898 does not support swapping left and right channels, written data is ignored.
1	EAPD Value
	0: EAPD pin state is low
	1: EAPD pin state is high
0	BTL Enable
	ALC898 does not support BTL output, written data is ignored.

Note: Pin 47 is shared by EPAD and S/PDIF-IN function. Pin 47 will act as EAPD and reflect the set EAPD state in payload bit[1] when pin widget S/PDIF-IN is not connected by programming configuration register. Other widgets will ignore this verb



Payload in Set Commend for NID=14h (FRONT, port-D) and 1Bh (LINE2, port-E)

Codec Response

Bit	Description
31:0	0's



9. Electrical Characteristics

9.1. DC Characteristics

9.1.1. Absolute Maximum Ratings

Table 76. Absolute Maximum Ratings

Parameter	Symbol	Minimum	Typical	Maximum	Units		
Power Supply:							
Digital power for core	DVDD	3.0	3.3	3.6	V		
Digital power for HDA link	DVDD-IO*	1.5	3.3	3.6	V		
Analog	LDO-IN**	4.5	5.0	5.5	V		
	LDO-OUT1	4.05	4.5	4.95	V		
Ambient Operating Temperature	Та	0	-	+70	°C		
Storage Temperature	Ts			+125	°C		
	ESD (Electrostatic Discharge)						
	Susceptibility Voltage						
All Pins	4000						

Note*: The digital link power DVDD-IO must be lower than the digital core power DVDD.

9.1.2. Threshold Voltage

DVDD-IO= $1.5V\pm5\%$ / $3.3V\pm5\%$, DVDD= $3.3V\pm5\%$, $T_{ambient}=25$ °C, with 50pF external load.

Table 77. Threshold Voltage

Parameter	Symbol	Minimum	Typical	Maximum	Units
Input Voltage Range	Vin	-0.30	-	DVDD +0.30	V
Low Level Input Voltage (HDA link)	$V_{\rm IL}$	-	-	0.4*DVDD-IO	V
High Level Input Voltage (HDA link)	V_{IH}	0.6*DVDD-IO	-	-	V
High Level Output Voltage (HDA link)	V_{OH}	0.9*DVDD-IO		=	V
Low Level Output Voltage (HDA link)	V_{OL}	-	-	0.1*DVDD-IO	V
Low Level Input Voltage	$V_{\rm IL}$	-	-	0.44*DVDD	V
(S/PDIF-IN)				(1.45)	
High Level Input Voltage	V_{IH}	0.56* DVDD	-	-	V
(S/PDIF-IN)					
High Level Output Voltage	V_{OH}	0.9* DVDD for GPIO0/1		-	V
(S/PDIF-OUT, GPIOs)		0.9* AVDD for GPIO2			
Low Level Output Voltage	V_{OL}	-	-	0.1*DVDD	V
(S/PDIF-OUT, GPIOs)				(GPIO0/1)	
				0.1*AVDD	
				(GPIO2)	
Threshold Level Input Voltage	V_{t}	0.5* DVDD for GPIO0/1	-	-	V
(GPIOs)		0.5* AVDD for GPIO2			
Input Leakage Current	-	-10	-	10	μΑ

Note**: The standard testing condition before shipping is LDO-IN = 5.0V unless specified. Customer designing with a different LDO-IN should contact Realtek technical support representatives for special testing support.



Output Leakage Current (Hi-Z)	-	-10	-	10	μΑ
Output Buffer Drive Current	_	-	5	-	mA
Internal Pull Down Resistance	-	-	50k	-	Ω

9.1.3. Digital Filter Characteristics

Table 78. Digital Filter Characteristics

	3	or Omaractorio			
Filter	Symbol	Minimum	Typical	Maximum	Units
DAC	Passband Frequency Response: -0.03dB	-	0.441*Fs 0	-	KHz
Low pass Filter					
	Stopband	0.6*Fs ●	-		KHz
	Stopband Rejection	90	-	-	dB
	Passband Ripple	-	-	±0.030	dB
DAC	Passband Frequency Response: -0.15dB		20		Hz
High pass Filter	(Fs=192000)				

●Fs are 48KHz, 96KHz, 192KHz and 44.1KHz, 88.2KHz, 176.4KHz sample rates.

Filter	Symbol	Minimum	Typical	Maximum	Units
ADC Filter	Pass band (upper band < -0.030dB)	-	0.4350*Fs ①	-	KHz
	Pass band (upper band < -1.0dB)	-	0.4571*Fs ●	-	KHz
	Pass band Ripple	-	-	±0.030	dB
	Stop band	0.565*Fs ①	-	-	KHz
	Stop band Attenuation	80	-	-	dB
ADC	Passband Frequency Response: -0.15dB		20		Hz
High pass Filter	(Fs=192000) ②				

- ●Fs are 48KHz, 96KHz, 192KHz and 44.1KHz, 88.2KHz, 176.4KHz sample rates.
- The high pass filter is used to filter out the DC offset generated by analog mismatch in ADC circuitry.

9.1.4. S/PDIF Input/Output Characteristics

DVDD= 3.3V, $T_{ambient}$ =25°C, with 75 Ω external load.

Table 79. S/PDIF Input/Output Characteristics

Parameter	Symbol	Minimum	Typical	Maximum	Units
S/PDIF-OUT High Level Output	V_{OH}	3.0	3.3	=	V
S/PDIF-OUT Low Level Output	$ m V_{OL}$	-	0	0.3	V
S/PDIF-IN High Level Input	$V_{ m IH}$	1.85	-	-	V
S/PDIF-IN Low Level Input	V_{IL}	-	-	1.45	V
S/PDIF-IN Bias Level	Vt	-	1.65	-	V



9.2. AC Characteristic

9.2.1. Link Reset and Initialization Timing

Table 80. Link Reset and Initialization Timing

Parameter	Symbol	Minimum	Typical	Maximum	Units
RESET# Active Low Pulse Width	T_{RST}	100.167	-	-	μs
RESET# Inactive to BCLK	T_{PLL}	100	-	-	μs
Startup delay for PLL ready time					
SDI Initialization Request	T_{FRAME}	-	-	25	Frame Time




Figure 15. Link Reset and Initialization Timing



9.2.2. Link Timing Parameters at the Codec

Parameter	Symbol	Minimum	Typical	Maximum	Units
BCLK Frequency		23.9976	24.0	24.0024	MHz
BCLK Period	T _{cycle}	41.163	41.67	42.171	ns
BCLK Jitter	T_{jitter}	-	150	500	ns
BCLK High Pulse Width	T_{high}	17.5	-	24.16	ns
BCLK Low Pulse Width	T_{low}	17.5	-	24.16	ns
SDO Setup Time at Both Rising and Falling Edge of BCLK	T_{setup}	5	-	-	ns
SDO Hold Time at Both Rising and Falling Edge of BCLK	T_{hold}	5	-	-	ns
SDI Valid Time After Rising Edge of BCLK (1: 50pF external load)	T_{tco}	3	-	11.0	ns
SDI Flight Time	T_{flight}	0	-	7	ns




Figure 16. Link Signals Timing



9.2.3. S/PDIF Output and Input Timing

Table 82. S/PDIF Output and Input Timing

Parameter	Symbol	Minimum	Typical	Maximum	Units
S/PDIF-OUT Frequency	-	-	3.072	-	MHz
S/PDIF-OUT Period *1	T_{cycle}	-	325.6	-	ns
S/PDIF-OUT Jitter	T_{jitter}	-	-	4	ns
S/PDIF-OUT High Level Width	T_{High}	156.2 (48%)	162.8 (50%)	169.2 (52%)	ns (%)
S/PDIF-OUT Low Level Width	T_{Low}	156.2 (48%)	162.8 (50%)	169.2 (52%)	ns (%)
S/PDIF-OUT Rising Time	T_{rise}	-	2.0	-	ns
S/PDIF-OUT Falling Time	T_{fall}	-	2.0	=	ns
S/PDIF-IN Period *2	T_{cycle}	-	325.6	-	ns
S/PDIF-IN Jitter	T_{jitter}	-	-	10	ns
S/PDIF-IN High Level Width	T_{High}	146.4 (45%)	162.8 (50%)	179 (55%)	ns (%)
S/PDIF-IN Low Level Width	T_{Low}	146.4 (45%)	162.8 (50%)	179 (55%)	ns (%)

^{*1:} Bit parameters for 48kHz sample rate of S/PDIF-OUT

^{*2:} Bit parameters for 48kHz sample rate of S/PDIF-IN




Figure 17. Output and Input Timing



9.3. Analog Performance

Standard Test Conditions

- T_{ambient}=25 °C, DVDD=3.3V ±5%, LDO-IN=5.0V±5%
- 1kHz input sine wave; Sampling frequency=48kHz; 0dB=1Vrms
- 10KΩ/50pF load; Test bench Characterization BW:10Hz~22kHz

Table 83. Analog Performance

Parameter	Min	Typical	Max	Units
Full Scale Input Voltage				
All Inputs (gain=0dB) to ADC	-	1.45	-	Vrms
Full Scale Output Voltage (gain=0dB)				
DAC	-	1.2	-	Vrms
Headphone Amplifier Output@32Ω Load	-	1.1	-	Vrms
Dynamic Range with -60dB signal (A-Weight)				
ADC	-	104	-	dB FSA
DAC	-	110	-	dB FSA
Headphone Amplifier Output@32Ω Load	-	108	-	dB FSA
THD+N				
ADC	-	-86	-	dB FS
DAC	-	-92	-	dB FS
Headphone Amplifier Output@32Ω Load	-	-88	-	dB FS
Magnitude Response (10KΩ load)				
All DAC @Fs=48KHz (FR=±0.05dB)	0	-	21,792	Hz
All DAC @Fs=96KHz (FR=±0.05dB)	0	-	43,584	Hz
All DAC @Fs=192KHz (FR=±0.05dB)	0	-	87,168	Hz
All ADC @Fs=48KHz (FR=±0.04dB)	0	-	19,200	Hz
All ADC @Fs=96KHz (FR=±0.04dB)	0	-	38,400	Hz
All ADC @Fs=192KHz (FR=±0.04dB)	0	-	76,800	Hz
Power Supply Rejection (Measured at 1kHz point)	-	-80	-	dB
Amplifier Gain Step	-	0.75	-	dB
Channel Separation (Crosstalk)	-	-80		dB
Input Impedance (gain=0dB)	-	16	-	ΚΩ
Output Impedance				
Amplified Output	-	2	-	Ω
Non-amplified Output		200		Ω
Digital Power Supply Current (normal/DVD-Audio)				
DVDD=3.3V	-	21/38	-	mA
Digital Power Supply Current (D2)				
DVDD=3.3V	-	-	1800	μΑ
Analog Power Supply Current (normal operation)				·
LDO-IN=5.0V	-	118	-	mA
Analog Power Supply Current (D2)				
LDO-IN =5.0V	-	2000	-	μΑ
VREFOUTx Output Voltage	-	0.5*	0.8*	V
		LDO-OUT1	LOD-OUT1	
VREFOUTx Output Current	-	5	-	mA



10. Application Circuits

To get the best compatibility in hardware design and software driver, any modification should be confirmed with Realtek. Realtek may update the latest application circuits onto our web site (www.realtek.com) without modifying this datasheet

10.1. Desktop System

This section shows an example of desktop system has three analog jacks at rear panel has 7.1 channel output and two re-tasking analog jacks at front panel.

Analog Port	Pin	Location	Function Description
FRONT (Port-D)	35, 36	Rear Panel	Front channel line output and amplified output
SURR (Port-A)	39, 41	Rear Panel	Surround channel line output
CENTER/LFE (Port-G)	43, 44	Rear Panel	Center and low frequency (sub-woofer) channel line output
SIDE (Port-H)	45, 46	Rear Panel	Side surround channel line output
MIC1 (Port-B)	21, 22	Rear Panel	Analog microphone input
LINE1 (Port-C)	23, 24	Rear Panel	Analog line input
LINE2 (Port-E)	14, 15	Front Panel	Re-tasking jack supports headphone out (default), microphone input and line input
MIC2 (Port-F)	16, 17	Front Panel	Re-tasking jack supports microphone input (default), line input and headphone output





Figure 18. Filter connection



AUDIO FRONT HEADER



HD Audio Front Panel I/O Module

PORT-E (LINE2) and PORT-F (MIC2) are front panel I/O $\,$ FIO-PORT-F-L FIO-PORT-F-R FIO-PORT-E-R 3 5 7 KEY PORT-E-SENSE-RETURN 9 10 JACK 7 FIO-SENSE CON10A FIO-PORT-E-R L18 FERB FIO-PORT-E-L L19 FERB C54 C55 FIO-PORT-E (Port-E) 100F 100F JACK 8 FIO-PORT-F-R L20 FERB FIO-PORT-F-L C57 C58 FIO-PORT-F (Port-F) 100F 100F

Figure 19. Front panel header and front panel module connection

ANALOG I/O CONNECTOR





Figure 20. Jack connection at rear panel





11. Application Supplements

11.1. Standby Mode

In standby mode the ALC898 turn on all DC bias on all analog input and output ports (NID=14h~1Bh). This is a special application to avoid 'PoP' noise while system is in power on and power off transition. Table 84 shows the DC bias state when Standby mode is enabled.

Table 84. Standby Mode

+3.3V on DVDD (Pin-1)	+5VA on LDO-IN	Operation Mode
No (<2.0V)	No	Shut Down
No (<2.0V)	Yes	Standby Mode
Yes (>2.0V)	No	Normal
Yes (>2.0V)	Yes	Normal



11.2. Digital Microphone Implementation

This section describes the ALC898 digital microphone implementation. There is one Clock output pin and 1 Data input pin in the ALC898. The ALC898 provides the clock signal to the digital microphone. When the digital microphone receives the external sound input, it converts the analog signals to digital in a 1-bit format. The 1-bit data is delivered to the codec though the data input pin. The Digital Filter in the audio codec converts the 1-bit data stream into Pulse Code Modulation (PCM) data. The PCM data is sent to the HDA controller through the HDA link.




Figure 22. Digital Microphone Implementation

The ALC898 supports a two-wire interface for the digital microphone and operates in single channel (mono type) or stereo channels (stereo mode) of digital microphones. One pin is clock output to the digital microphone, and the other is a serial pin. The default clock output is 2.048MHz.

The ALC898 uses one data pin to support stereo inputs from various digital microphones and microphone module. Popular digital microphones provided from Fortemedia, Akustica, Knowles and Hosiden are supported. Please contact Realtek and digital microphone vendors to get best compatibility between ALC898 and various digital microphones.

Stereo Digital Microphone Connection





Figure 23. Digital Microphone Connection

12. Mechanical Dimensions



SYMBOL	MII	LIME	TER		INCH	
STWIBOL	MIN	TYP	MAX	MIN	TYP	MAX
A			1.60			0.063
A1	0.05		0.15	0.002		0.006
A2	1.35	1.40	1.45	0.053	0.055	0.057
c	0.09		0.20	0.004		0.008
D	9.00 BSC			0	.354 BS	C
D1	7.00 BSC			0	.276 BS	C
D2	5.50				0.217	
Е	9	.00 BS	С	0	.354 BS	С
E1	7	.00BS	С	0	.276 BS	C
E2	5.50				0.217	
b	0.17	0.20	0.27	0.007	0.008	0.011
e	0.50 BSC		0.	0196 BS	SC	
TH	$0_{\rm o}$	3.5°	7°	$0_{\rm o}$	3.5°	7°
L	0.45	0.60	0.75	0.018	0.0236	0.030
L1		1.00			0.0393	

TITLE: LQFP-48 (7.0x7.0x1.6mm)						
PACKAGE OUTLINE DRAWING,						
	PRINT 2.0m	,				
LEADFRA	LEADFRAME MATERIAL					
APPROVE	DOC. NO.					
	VERSION	02				
CHECK DWG NO. PKGC-065						
DATE						
REALTEK SEMICONDUCTOR CORP.						



13. Ordering Information

Table 85. Ordering Information

Part Number	Description	Status
ALC898-GR	LQFP-48 with 'Green' package	

Realtek Semiconductor Corp. Headquarters

No. 2, Innovation Road II, Hsinchu Science Park,

Hsinchu 300, Taiwan.

Tel: 886-3-5780211 Fax: 886-3-5776047

www.realtek.com