











LP2992





SNVS171J-NOVEMBER 2001-REVISED JANUARY 2017

LP2992 Micropower 250-mA Low-Noise Ultra-Low-Dropout Regulator in SOT-23 and WSON Packages Designed for Use With Very Low-ESR Output Capacitors

Features

- Input Voltage Range: 2.2 V to 16 V
- Output Voltage Range: 1.5 V to 5 V
- Wide Supply Voltage Range (16-V Maximum)
- Output Voltage Accuracy 1% (A Grade)
- Ultra-Low-Dropout Voltage
- Specified 250-mA Output Current
- Stable With Low-ESR Output Capacitor
- < 1-µA Quiescent Current When Shut Down
- Low Ground Pin Current at All Loads
- High Peak Current Capability
- Low Z_{OUT} : 0.3- Ω Typical (10 Hz to 1 MHz)
- Overtemperature and Overcurrent Protection
- -40°C to +125°C Junction Temperature Range
- Smallest Possible Size (SOT-23, WSON Package)
- Requires Minimum External Components
- Custom Voltages Available

Applications

- Cellular Phones
- Palmtop/Laptop Computers
- Personal Digital Assistants (PDA)
- Camcorders, Personal Stereos, Cameras

3 Description

The LP2992 is a 250-mA, fixed-output voltage regulator designed to provide ultra-low dropout and low noise in battery-powered applications.

Using an optimized vertically integrated PNP (VIP) process, the LP2992 delivers unequaled performance in all specifications critical to battery-powered designs:


- Dropout voltage: Typically 450 mV at 250-mA load, and 5 mV at 1-mA load.
- Ground pin current: Typically 1500 µA at 250-mA load, and 75 µA at 1-mA load.
- Enhanced stability: The LP2992 is stable with output capacitor equivalent series resistance (ESR) as low as 5 m Ω , which allows the use of ceramic capacitors on the output.
- Sleep mode: Less than 1-µA quiescent current when ON/OFF pin is pulled low.
- Smallest possible size: SOT-23 and WSON packages use absolute minimum board space.
- Precision output: 1% tolerance output voltages available (A grade).
- Low noise: By adding a 10-nF bypass capacitor, output noise can be reduced to 30 µV (typical).
- Multiple voltage options, from 1.5 V to 5 V, are available as standard products. Consult factory for custom voltages.

Device Information⁽¹⁾

PART NUMBER	PACKAGE	BODY SIZE (NOM)		
LP2992	WSON (6)	3.29 mm × 2.92 mm		
LP2992	SOT-23 (5)	2.90 mm × 1.60 mm		

(1) For all available packages, see the orderable addendum at the end of the data sheet.

Simplified Schematic



Copyright © 2017, Texas Instruments Incorporated



Table of Contents

1	Features 1	8	Application and Implementation	15
2	Applications 1		8.1 Application Information	15
3	Description 1		8.2 Typical Application	15
4	Revision History2	9	Power Supply Recommendations	20
5	Pin Configuration and Functions3	10	Layout	21
6	Specifications4		10.1 Layout Guidelines	21
Ť	6.1 Absolute Maximum Ratings 4		10.2 Layout Examples	21
	6.2 ESD Ratings		10.3 WSON Mounting	21
	6.3 Recommended Operating Conditions4	11	Device and Documentation Support	22
	6.4 Thermal Information		11.1 Documentation Support	22
	6.5 Electrical Characteristics5		11.2 Receiving Notification of Documentation Update	es <mark>22</mark>
	6.6 Typical Characteristics		11.3 Community Resources	22
7	Detailed Description		11.4 Trademarks	22
-	7.1 Overview		11.5 Electrostatic Discharge Caution	22
	7.2 Functional Block Diagram		11.6 Glossary	22
	7.3 Feature Description	12	Mechanical, Packaging, and Orderable	
	7.4 Device Functional Modes		Information	22

4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.


Cr	nanges from Revision I (November 2015) to Revision J	Page
•	Deleted specific values from capacitors in Simplified Schematic drawing	1
•	Added Receiving Notification of Documentation Updates	22
Cł	nanges from Revision H (January 2015) to Revision I	Page
•	Added top navigator icon for TI Design	1
•	Changed "174.2°C/W" to "169.7°C/W" in footnote 3 to Abs Max table.	
•	Changed ESD Ratings table to differentiate different values for different pins/packages	4
•	Added new footnotes 2 and 3 to Thermal Information table; update thermal values for DBV (SOT-23) package	5
•	Added Power Dissipation and Estimating Junction Temperature subsections	18
<u>.</u>	Added additional related document links	22
Cł	nanges from Revision G (March 2013) to Revision H	Page
•	Added Device Information and ESD Ratings tables, Pin Configuration and Functions, Feature Description, Device Functional Modes, Application and Implementation, Power Supply Recommendations, Layout, Device and Documentation Support, and Mechanical, Packaging, and Orderable Information sections; update Thermal Values and pin names	1
	·	
	nanges from Revision F (March 2013) to Revision G	Page
•	Changed Changed layout of National Semiconductor data sheet to TI format	1


Submit Documentation Feedback

Copyright © 2001–2017, Texas Instruments Incorporated



5 Pin Configuration and Functions





Pin Functions

PIN				1/0	DESCRIPTION			
NAME	DBV	NAME	NGD	1/0	DESCRIPTION			
BYPASS	4	BYPASS	1	I	Bypass capacitor for low-noise operation.			
GND	2	GND	2	_	Ground.			
IN	1	IN	4	I	Unregulated input voltage.			
_	_	N/C	5	-	No internal connection. Connect to GND or leave open.			
ON/OFF	3	ON/OFF	3	1	A low voltage on this pin disables the device, and the regulator enters a sleep mode. A high voltage on this pin enables the device.			
OUT	5	OUT	6	0	Regulated output voltage. This pin requires an output capacitor to maintain stability. See the <i>Detailed Design Procedure</i> for output capacitor details.			
_	_	DAP	Exposed thermal pad	_	The exposed die attach pad on the bottom of the package must be connected to a copper thermal pad on the PCB at ground potential. Connect to ground potential or leave floating. Do not connect to any potential other than the same ground potential seen at device pin 2.			



6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted) (1)(2)

	MI	N MAX	UNIT
Lead temperature (soldering, 5 seconds)		260	°C
Power dissipation ⁽³⁾	Int	ernally Limited	
Input supply voltage (survival)	-0	.3 16	V
Shutdown input voltage (survival)	-0	.3 16	V
Output voltage (survival) ⁽⁴⁾	-0	.3 9	V
I _{OUT} (survival)	Shor	t-circuit protected	I
Input-output voltage (survival) ⁽⁵⁾	-0	.3 16	V
Storage temperature, T _{stg}	-6	55 150	°C

- (1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) If Military- or Aerospace-specified devices are required, contact the Texas Instruments Sales Office/Distributors for availability and specifications.
- (3) The maximum allowable power dissipation is a function of the maximum junction temperature, T_{J(MAX)}, the junction-to-ambient thermal resistance, R_{θJA}, and the ambient temperature, T_A. The maximum allowable power dissipation at any ambient temperature is calculated using:

 $P_{(MAX)} = (T_{J(MAX)} - T_A) / R_{\theta JA}$

- Where the value of $R_{\theta JA}$ for the SOT-23 package is 169.7°C/W in a typical PC board mounting and the WSON package is 72.3°C/W. Exceeding the maximum allowable dissipation causes excessive die temperature, and the regulator goes into thermal shutdown.
- (4) If used in a dual-supply system where the regulator load is returned to a negative supply, the LP2992 output must be diode-clamped to ground.
- (5) The output PNP structure contains a diode between the IN to OUT pins that is normally reverse-biased. Reversing the polarity from V_{IN} to V_{OUT} turns on this diode.

6.2 ESD Ratings

	<u></u>				
				VALUE	UNIT
V _(ESD)	Electrostatic	Human body model (HBM), per	Pins 3 and 4 (SOT) Pins 1 and 3 (WSON)	±1000	V
	discharge	ANSI/ESDA/JEDEC JS-001 (1)	All pins except 3 and 4 (SOT) All pins except 1 and 3 (WSON)	±2000	V

⁽¹⁾ JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	MAX	UNIT
V _{IN}	Input supply voltage	2.2 ⁽¹⁾	16	٧
V _{ON/OFF}	ON/OFF input voltage	0	V_{IN}	٧
I _{OUT}	Output current		250	mA
TJ	Operating junction temperature	-40	125	٥°

(1) Recommended minimum V_{IN} is the greater of 2.2 V or V_{OUT} + rated dropout voltage (maximum) for operating load current.



6.4 Thermal Information

		L	LP2992				
	THERMAL METRIC ⁽¹⁾	DBV (SOT-23)	NGD (WSON)(2)	UNIT			
		5 PINS	6 PINS				
R _{0JA} ⁽³⁾	Junction-to-ambient thermal resistance	169.7	72.3	°C/W			
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance, High K	122.6	81.6	°C/W			
$R_{\theta JB}$	Junction-to-board thermal resistance	29.9	39.5	°C/W			
ΨЈТ	Junction-to-top characterization parameter	16.7	2.0	°C/W			
ΨЈВ	Junction-to-board characterization parameter	29.4	39.2	°C/W			
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance	n/a	11.6	°C/W			

- (1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics.
- The PCB for the NGD (WSON) package $R_{\theta JA}$ includes two (2) thermal vias under the exposed thermal pad per EIA/JEDEC JESD51-5. Thermal resistance value $R_{\theta JA}$ is based on the EIA/JEDEC High-K printed circuit board defined by: JESD51-7 High Effective Thermal Conductivity Test Board for Leaded Surface Mount Packages.

6.5 Electrical Characteristics

Unless otherwise specified: $V_{IN} = V_{OUT(NOM)} + 1 \text{ V}$, $I_L = 1 \text{ mA}$, $C_{IN} = 1 \text{ }\mu\text{F}$, $C_{OUT} = 4.7 \text{ }\mu\text{F}$, $V_{ON/OFF} = 2 \text{ V}$. MIN (minimum) and MAX (maximum) limits apply over the recommended operating temperature range unless otherwise noted; typical limits apply for $T_A = T_J = 25$ °C.

		DADAMETED TEST CONDITIONS		LP2992A	I-X.X ⁽¹⁾	LP2992I-X.X ⁽¹⁾				
	PARAMETER	TEST CONDITIONS	TYP	MIN	MAX	MIN	MAX	UNIT		
		I _L = 1 mA, T _J = 25°C		-1	1	-1.5	1.5			
		1 mA ≤ I _L ≤ 50 mA, T _J = 25°C		-1.5	1.5	-2.5	2.5			
ΔV_{OUT}	Output voltage tolerance	1 mA ≤ I _L ≤ 50 mA		-2.5	2.5	-3.5	3.5	%V _{NOM}		
		1 mA ≤ I _L ≤ 250 mA, T _J = 25°C		-3.5	3.5	-4	4			
		1 mA ≤ I _L ≤ 250 mA		-4.5	4.5	- 5	5			
$\Delta V_{OUT}/\Delta V_{IN}$	Output voltage line regulation	$V_{OUT(NOM)} + 1 V \le V_{IN} \le 16 V$ $T_J = 25$ °C	0.007		0.014		0.014	%/V		
		$V_{OUT(NOM)} + 1 \text{ V} \le V_{IN} \le 16 \text{ V}$ 0.032					0.032			
V _{IN} (min)	Minimum input voltage required	to maintain output regulation	2.05		2.2		2.2	V		
		$I_L = 0$ mA, $T_J = 25$ °C	0.5		2.5		2.5			
		I _L = 0 mA			4		4			
		I _L = 1 mA, T _J = 25°C	5		9		9			
		I _L = 1 mA			12		12			
\/ \/	Dranaut valtage (2)	I _L = 50 mA, T _J = 25°C	100		125		125	\ /		
VIN - VOUT	Dropout voltage ⁽²⁾	I _L = 50 mA			180		180	mV		
		I _L = 150 mA, T _J = 25°C	260		325		325			
		I _L = 150 mA			470		470			
		I _L = 250 mA, T _J = 25°C	450		575		575			
		I _L = 250 mA 850 85				850	1			

⁽¹⁾ Limits are 100% production tested at 25°C. Limits over the operating temperature range are specified through correlation using Statistical Quality Control (SQC) methods. The limits are used to calculate TI's Average Outgoing Quality Level (AOQL).

V_{IN} must be the greater of 2.2 V or V_{OUT(NOM)} + dropout voltage to maintain output regulation. Dropout voltage is defined as the input-tooutput differential at which the output voltage drops 2% below the value measured with a 1-V differential.



Electrical Characteristics (continued)

Unless otherwise specified: $V_{IN} = V_{OUT(NOM)} + 1 \text{ V}$, $I_L = 1 \text{ mA}$, $C_{IN} = 1 \text{ }\mu\text{F}$, $C_{OUT} = 4.7 \text{ }\mu\text{F}$, $V_{ON/\overline{OFF}} = 2 \text{ V}$. MIN (minimum) and MAX (maximum) limits apply over the recommended operating temperature range unless otherwise noted; typical limits apply for $T_A = T_J = 25^{\circ}\text{C}$.

	DADAMETED	TEST COMPLTIONS	TVD	LP2992AI	-X.X ⁽¹⁾	LP2992I-	X.X ⁽¹⁾	
	PARAMETER	TEST CONDITIONS	TYP	MIN	MAX	MIN	MAX	UNIT
		$I_L = 0 \text{ mA}, T_J = 25^{\circ}\text{C}$	65		95		95	
		$I_L = 0 \text{ mA}$			125		125	
		$I_L = 1 \text{ mA}, T_J = 25^{\circ}\text{C}$	75		110		110	
		$I_L = 1 \text{ mA}$			170		170	
		$I_L = 50 \text{ mA}, T_J = 25^{\circ}\text{C}$	350		600		600	
	Cround his augreent	I _L = 50 mA			1000		1000	
I _{GND}	Ground pin current	$I_L = 150 \text{ mA}, T_J = 25^{\circ}\text{C}$	850		1500		1500	μΑ
		I _L = 150 mA			2500		2500	
		$I_L = 250 \text{ mA}, T_J = 25^{\circ}\text{C}$	1500		2300		2300	
		I _L = 250 mA			4000		4000	
		$V_{ON/\overline{OFF}}$ < 0.3 V, T_J = 25°C	0.01		0.8		0.8	
		V _{ON/OFF} < 0.15 V	0.05		2		2	
V —	ON/OFF input voltage(3)	High = O/P ON	1.4	1.6		1.6		V
V _{ON/OFF}	ON/OFF Input Voltage (9)	Low = O/P OFF	0.55		0.15		0.15	V
	ON/OFF input current	V _{ON/OFF} = 0	0.01		-2		-2	
I _{ON/OFF}	ON/OFF Input current	V _{ON/OFF} = 5 V	5		15		15	μA
e _n	Output noise voltage (RMS)	Bandwidth = 300 Hz to 50 kHz C_{OUT} = 10 μ F C_{BYPASS} = 10 nF	30				μV	
$\Delta V_{OUT}/\Delta V_{IN}$	Ripple rejection	$f = 1 \text{ kHz}, C_{BYPASS} = 10 \text{ nF}$ $C_{OUT} = 10 \mu\text{F}$ 45			dB			
I _O (SC)	Short-circuit current	R _L = 0 (steady state) ⁽⁴⁾	400					mA
I _O (PK)	Peak output current	$V_{OUT} \ge V_{O(NOM)} - 5\%$	350					mA

⁽³⁾ The ON/OFF input must be properly driven to prevent possible mis-operation. For details, see Operation with ON/OFF Control.

Submit Documentation Feedback


Copyright © 2001–2017, Texas Instruments Incorporated

⁽⁴⁾ The LP2992 has thermal foldback current limiting which allows a high peak current when V_{OUT} > 0.5 V, and then reduces the maximum output current as V_{OUT} is forced to ground (see *Typical Characteristics* curves).



6.6 Typical Characteristics

Unless otherwise specified: C_{IN} = 1 μF , C_{OUT} = 4.7 μF , V_{IN} = $V_{OUT(NOM)}$ + 1 V, T_A = 25°C, ON/\overline{OFF} pin is tied to the IN pin.



NSTRUMENTS

Typical Characteristics (continued)






Figure 11. Ripple Rejection

Figure 12. Ripple Rejection







FREQUENCY (kHz)

Figure 17. Output Noise Density

LOAD CURRENT (mA)

Figure 18. GND Pin vs Load Current



Unless otherwise specified: $C_{IN} = 1 \mu F$, $C_{OUT} = 4.7 \mu F$, $V_{IN} = V_{OUT(NOM)} + 1 V$, $T_A = 25 ^{\circ}C$, ON/\overline{OFF} pin is tied to the IN pin. $V_{OUT} = 3.3V$ 650 1.4 $C_{BYP} = 10 \text{ nF}$ 600 550 1.2 500 450 (mV) I_{IN} (mA) 400 250 mA 350 0.8 300 0.6 250 150 mA 200 0.4 50 mA 150 100 0.2 50 0 -50 -25 25 50 75 100 125 150 2 3 5 0 0 V_{IN} (V) TEMPERATURE (°C) Figure 19. Dropout Voltage vs Temperature Figure 20. Input Current vs Pin 2000 450 $V_{OUT} = 3.3V$ $C_{BYP} = 10 \text{ nF}$ 1800 425 1600 250 mA 400 1400 375 (mA) 1200 1000 350 <u>S</u> 800 325 600 - 50 mA 300 400 1 mA 275 200 250 -50 -25 0 25 50 75 100 125 -50 -25 0 25 50 75 100 125 150 TEMPERATURE (°C) TEMPERATURE (°C) Figure 21. I_{GND} vs Load and Temperature Figure 22. Instantaneous Short-Circuit Current **3.30** 3.30 3.29 \leq 3.29 3.28 3.28 3.27 $V_{OUT} = 3.3V$ $V_{OUT} = 3.3V$ 3.26 $C_{BYP} = 10 \text{ nF}$ LOAD (mA) (mA) 150 150 LOAD (0

Submit Documentation Feedback

 $20 \mu s/div \rightarrow$


Figure 23. Load Transient Response


Copyright © 2001-2017, Texas Instruments Incorporated

 $20 \mu s/div \rightarrow$

Figure 24. Load Transient Response








Copyright © 2001–2017, Texas Instruments Incorporated

Submit Documentation Feedback



Unless otherwise specified: C_{IN} = 1 μF , C_{OUT} = 4.7 μF , V_{IN} = $V_{OUT(NOM)}$ + 1 V, T_A = 25°C, ON/\overline{OFF} pin is tied to the IN pin.






7 Detailed Description

7.1 Overview

The LP2992 family of fixed-output, ultralow-dropout, and low-noise regulators offer exceptional and cost-effective performance for battery-powered applications. Available in output voltages from 1.5 V to 5 V, the family has an output tolerance of 1% for the A version and is capable of delivering 250-mA continuous load current. Using an optimized vertically integrated PNP (VIP) process, the LP2992 delivers unequaled performance. The dropout voltage and the GND pin current with 250 mA of load current are typically 450 mV and 1500 μ A, respectively.

7.2 Functional Block Diagram



7.3 Feature Description

7.3.1 Sleep Mode

When the ON/OFF pin is pulled low, the LP2992 enters a sleep mode, and less than 1-µA quiescent current is consumed. This function is designed for the application which needs a sleep mode to effectively enhance battery life cycle.

7.3.2 Low Ground Current

The LP2992 uses a vertical PNP process which allows for quiescent currents which are considerably lower than those associated with traditional lateral PNP regulators, typically 1500 μ A at 250-mA load and 75 μ A at 1-mA load.

7.3.3 Low Noise

The LP2992 includes a low-noise reference ensuring minimal noise during operation because the internal reference is normally the dominant term in a noise analysis. Further noise reduction can be achieved by adding an external bypass capacitor between the BYPASS pin and the GND pin. For more detailed information on noise reduction using the BYPASS pin, see *Noise Bypass Capacitor*.

7.3.4 Enhanced Stability

The LP2992 is designed specifically to work with ceramic output capacitors using circuitry that allows the regulator to be stable across the entire range of output current with an output capacitor whose ESR is as low as $5 \text{ m}\Omega$. For output capacitor requirements, see *Output Capacitor*.



Feature Description (continued)

7.3.5 Overcurrent Protection

The internal current-limit circuit is used to protect the LDO against high-current faults or shorting events. The LDO is not designed to operate in a steady-state current limit. During a current-limit event, the LDO sources constant current. Therefore, the output voltage falls when the output impedance decreases. Note also that if a current limit occurs and the resulting output voltage is low, excessive power may be dissipated across the LDO, resulting in a thermal shutdown of the output.

The LP2992 is featured with the foldback current limit that allows a high peak current when $V_{OUT} > 0.5 \text{ V}$, and then reduces the maximum output current as V_{OUT} is forced to ground.

7.3.6 Overtemperature Protection

The LP2992 is designed with the thermal shutdown circuitry to turn off the output when excessive heat is dissipated in the LDO. The internal protection circuitry of the LP2992 is designed to protect against thermal overload conditions. Continuously running the device into thermal shutdown degrades its reliability.

7.4 Device Functional Modes

7.4.1 Operation with V_{OUT(TARGET)} + 0.9 V ≥ V_{IN} ≥ 16 V

The LP2992 operates if the input voltage is equal to or exceeds $V_{OUT(TARGET)} + 0.9 \text{ V}$. At input voltages below the minimum V_{IN} requirement, the device does not operate correctly and output voltage may not reach a target value.

7.4.2 Operation with ON/OFF Control

If the voltage on the ON/\overline{OFF} pin is less than 0.15 V, the device is disabled and, in this shutdown state, current does not exceed 2 μA . Raising the voltage at the ON/\overline{OFF} pin above 1.6 V initiates the start-up sequence of the device. If this feature is not to be used, the ON/\overline{OFF} input must be tied to V_{IN} to keep the regulator output on at all times.

To assure proper operation, the signal source used to drive the ON/\overline{OFF} input must be able to swing above and below the specified turnon/turnoff voltage thresholds listed in the *Electrical Characteristics* section under $V_{ON/\overline{OFF}}$. To prevent mis-operation, the turnon (and turnoff) voltage signals applied to the ON/\overline{OFF} input must have a slew rate which is \geq 40 mV/µs.

CAUTION

The regulator output voltage can not be ensured if a slow-moving AC (or DC) signal is applied that is in the range between the specified turnon and turnoff voltages listed under the electrical specification V_{ON/OFF} (see *Electrical Characteristics*).



8 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.


8.1 Application Information

The LP2992 is a 250-mA, fixed-output voltage regulator designed to provide ultralow-dropout and low noise in battery powered applications. The device is stable with output capacitor equivalent series resistance (ESR) as low as $5~\text{m}\Omega$ which allows the use of ceramic capacitors on the output.

At 250-mA loading, the dropout voltage of the LP2992 is 850 mV maximum over temperature; thus, 1000-mV headroom is sufficient for operation over input and output voltage accuracy. The efficiency of the LP2992 in this configuration is $V_{OLIT}/V_{IN} = 76.7\%$. To achieve the smallest form factor, the SOT-23 package is selected.

Input and output capacitors are selected in accordance with *Capacitor Characteristics*. Ceramic capacitance of 1 μ F for the input and that of 4.7 μ F for the output are selected. With efficiency of 76.7% and a 250-mA load current, the internal power dissipation is 250 mW, which corresponds to 43.55°C junction temperature rise for the SOT-23 package. To minimize noise, a bypass capacitor (C_{BYPASS}) of 0.01 μ F is selected.

8.2 Typical Application



^{*}ON/OFF input must be actively terminated. Tie to the IN pin if this function is not to be used.

Figure 34. Basic Application Circuit

Submit Documentation Feedback
Product Folder Links: LP2992

^{**}Minimum capacitance is shown to ensure stability (may be increased without limit). Ceramic capacitor required for output (see *Output Capacitor*).

^{***}Reduces output noise (may be omitted if application is not noise critical). Use ceramic or film type with very low leakage current (see *Capacitor Characteristics*).



Typical Application (continued)

8.2.1 Design Requirements

For basic design parameters, see Table 1.

Table 1. Design Parameters

DESIGN PARAMETER	VALUE
Input voltage	4.3 V
Output voltage	3.3 V
Output current	150 mA (maximum) 1 mA (minimum)
Output capacitor range	4.7 μF

8.2.2 Detailed Design Procedure

8.2.2.1 External Capacitors

Like any low-dropout regulator, the LP2992 requires external capacitors for regulator stability. These capacitors must be correctly selected for good performance.

8.2.2.1.1 Input Capacitor

An input capacitor whose capacitance is $\geq 1 \, \mu F$ is required between the LP2992 input and ground (the amount of capacitance may be increased without limit).

This capacitor must be located a distance of not more than 1 cm from the IN pin and returned to a clean analog ground. Any good quality ceramic, tantalum, or film capacitor may be used at the input.

NOTE

Tantalum capacitors can suffer catastrophic failure due to surge current when connected to a low-impedance source of power (like a battery or very large capacitor). If a tantalum capacitor is used at the input, it must be specified by the manufacturer to have a surge current rating sufficient for the application.

There are no requirements for ESR on the input capacitor, but tolerance and temperature coefficient must be considered when selecting the capacitor to ensure the capacitance is \geq 1 μ F over the entire operating temperature range.

8.2.2.1.2 Output Capacitor

The LP2992 is designed specifically to work with ceramic output capacitors, using circuitry that allows the regulator to be stable across the entire range of output current with an output capacitor whose ESR is as low as $5 \text{ m}\Omega$. It may also be possible to use tantalum or film capacitors at the output, but these are not as attractive for reasons of size and cost (see *Capacitor Characteristics*).

The output capacitor must meet the requirement for minimum amount of capacitance and also have an ESR value which is within the stable range. Curves are provided which show the stable ESR range as a function of load current (see Figure 35).




Figure 35. Stable ESR Range vs Load Current

The output capacitor must maintain its ESR within the stable region over the full operating temperature range of the application to assure stability.

The LP2992 requires a minimum of 4.7 µF on the output (output capacitor size can be increased without limit).

It is important to remember that capacitor tolerance and variation with temperature must be taken into consideration when selecting an output capacitor so that the minimum required amount of output capacitance is provided over the full operating temperature range. It must be noted that ceramic capacitors can exhibit large changes in capacitance with temperature (see *Capacitor Characteristics*).

The output capacitor must be located not more than 1 cm from the output pin and returned to a clean analog ground.

8.2.2.1.3 Noise Bypass Capacitor

Connecting a 10-nF capacitor to the BYPASS pin significantly reduces noise on the regulator output. It should be noted that the capacitor is connected directly to a high-impedance circuit in the bandgap reference.

Because this circuit has only a few microamperes flowing in it, any significant loading on this node causes a change in the regulated output voltage. For this reason, dc leakage current through the noise bypass capacitor must never exceed 100 nA, and must be kept as low as possible for best output voltage accuracy.

The types of capacitors best suited for the noise bypass capacitor are ceramic and film. High-quality ceramic capacitors with either NPO or COG dielectric typically have very low leakage. 10-nF polypropolene and polycarbonate film capacitors are available in small surface-mount packages and typically have extremely low leakage current.

8.2.2.2 Capacitor Characteristics

The LP2992 was designed to work with ceramic capacitors on the output to take advantage of the benefits they offer. For capacitance values in the 2.2- μ F to 10- μ F range, ceramics are the least expensive and also have the lowest ESR values (which makes them best for eliminating high-frequency noise). The ESR of a typical 4.7- μ F ceramic capacitor is in the range of 5 m Ω to 10 m Ω , which easily meets the ESR limits required for stability by the LP2992.

One disadvantage of ceramic capacitors is that their capacitance can vary with temperature. Most large value ceramic capacitors (\geq 2.2 µF) are manufactured with the Z5U or Y5V temperature characteristic, which results in the capacitance dropping by more than 50% as the temperature goes from 25°C to 85°C.

This could cause problems if a 4.7- μ F capacitor were used on the output because it drops down to approximately $2.3~\mu$ F at high ambient temperatures (which could cause the LP2992 to oscillate). If Z5U or Y5V capacitors are used on the output, a minimum capacitance value of $10~\mu$ F must be observed.

A better choice for temperature coefficient in ceramic capacitors is X7R, which holds the capacitance within ±15%. Unfortunately, the larger values of capacitance are not offered by all manufacturers in the X7R dielectric.

Submit Documentation Feedback



8.2.2.2.1 Tantalum

Tantalum capacitors are less desirable than ceramics for use as output capacitors because they are more expensive when comparing equivalent capacitance and voltage ratings in the 1-µF to 4.7-µF range.

Another important consideration is that tantalum capacitors have higher ESR values than equivalent size ceramics. This means that while it may be possible to find a Tantalum capacitor with an ESR value within the stable range, it would have to be larger in capacitance (which means bigger and more costly) than a ceramic capacitor with the same ESR value.

It should also be noted that the ESR of a typical tantalum increases about 2:1 as the temperature goes from 25°C down to −40°C, so some guard band must be allowed.

8.2.2.3 Reverse Input-Output Voltage

The PNP power transistor used as the pass element in the LP2992 has an inherent diode connected between the regulator output and input. During normal operation (where the input voltage is higher than the output) this diode is reverse-biased.

However, if the output is pulled above the input, this diode turns ON and current flows into the regulator output. In such cases, a parasitic SCR can latch which allows a high current to flow into V_{IN} (and out the ground pin), which can damage the part.

In any application where the output may be pulled above the input, an external Schottky diode must be connected from V_{IN} to V_{OUT} (cathode on V_{IN} , anode on V_{OUT}), to limit the reverse voltage across the LP2992 to 0.3 V (see *Absolute Maximum Ratings*).

8.2.2.4 Power Dissipation

Knowing the device power dissipation and proper sizing of the thermal plane connected to the tab or pad is critical to ensuring reliable operation. Device power dissipation depends on input voltage, output voltage, and load conditions and can be calculated with Equation 1.

$$P_{D(MAX)} = (V_{IN(MAX)} - V_{OUT}) \times I_{OUT}$$
(1)

Power dissipation can be minimized, and greater efficiency can be achieved, by using the lowest available voltage drop option that would still be greater than the dropout voltage (V_{DO}). However, keep in mind that higher voltage drops result in better dynamic (that is, PSRR and transient) performance.

On the WSON (NGD) package, the primary conduction path for heat is through the exposed power pad to the PCB. To ensure the device does not overheat, connect the exposed pad, through thermal vias, to an internal ground plane with an appropriate amount of copper PCB area.

On the SOT-23 (DBV) package, the primary conduction path for heat is through the pins to the PCB. The maximum allowable junction temperature $(T_{J(MAX)})$ determines maximum power dissipation allowed $(P_{D(MAX)})$ for the device package.

Power dissipation and junction temperature are most often related by the junction-to-ambient thermal resistance $(R_{\theta JA})$ of the combined PCB and device package and the temperature of the ambient air (T_A) , according to Equation 2 or Equation 2:

$$T_{J(MAX)} = T_{A(MAX)} + (R_{\theta JA} \times P_{D(MAX)})$$
 (2)

$$P_{D} = T_{J(MAX)} - T_{A(MAX)} / R_{\theta JA}$$
(3)

Unfortunately, this $R_{\theta JA}$ is highly dependent on the heat-spreading capability of the particular PCB design, and therefore varies according to the total copper area, copper weight, and location of the planes. The $R_{\theta JA}$ recorded in *Thermal Information* is determined by the specific EIA/JEDEC JESD51-7 standard for PCB and copper-spreading area, and is to be used only as a relative measure of package thermal performance. For a well-designed thermal layout, $R_{\theta JA}$ is actually the sum of the package junction-to-case (bottom) thermal resistance $(R_{\theta JCbot})$ plus the thermal resistance contribution by the PCB copper area acting as a heat sink.



8.2.2.5 Estimating Junction Temperature

The EIA/JEDEC standard recommends the use of psi (Ψ) thermal characteristics to estimate the junction temperatures of surface mount devices on a typical PCB board application. These characteristics are not true thermal resistance values, but rather package specific thermal characteristics that offer practical and relative means of estimating junction temperatures. These psi metrics are determined to be significantly independent of copper-spreading area. The key thermal characteristics $(\Psi_{JT}$ and $\Psi_{JB})$ are given in *Thermal Information* and are used in accordance with Equation 4 or Equation 5.

$$T_{J(MAX)} = T_{TOP} + (\Psi_{JT} \times P_{D(MAX)})$$

where

- P_{D(MAX)} is explained in Equation 3
- T_{TOP} is the temperature measured at the center-top of the device package.

(4)

$$T_{J(MAX)} = T_{BOARD} + (\Psi_{JB} \times P_{D(MAX)})$$

where

- P_{D(MAX)} is explained in Equation 3.
- T_{BOARD} is the PCB surface temperature measured 1-mm from the device package and centered on the package edge.


For more information about the thermal characteristics Ψ_{JT} and Ψ_{JB} , see *Semiconductor and IC Package Thermal Metrics*; for more information about measuring T_{TOP} and T_{BOARD} , *Using New Thermal Metrics* (SBVA025); and for more information about the EIA/JEDEC JESD51 PCB used for validating $R_{\theta JA}$, see *Thermal Characteristics of Linear and Logic Packages Using JEDEC PCB Designs*. These application notes are available at www.ti.com.

Copyright © 2001–2017, Texas Instruments Incorporated

Submit Documentation Feedback

ISTRUMENTS

8.2.3 Application Curves



9 Power Supply Recommendations

The LP2992 is designed to operate from an input voltage supply range from 2.2 V to 16 V. The input voltage range provides the adequate headroom in order for the device to have a regulated output. This input supply must be well regulated. If the input supply is noisy, additional input capacitors with low ESR can help to improve the output noise performance.

Submit Documentation Feedback



10 Layout

10.1 Layout Guidelines

For best overall performance, place all circuit components on the same side of the circuit board and as near as practical to the respective LDO pin connections. Place ground return connections to the input and output capacitors, and to the LDO ground pin as close as possible to each other, connected by a wide, component-side, copper surface. The use of vias and long traces to create LDO circuit connections is strongly discouraged and negatively affects system performance. This grounding and layout scheme minimizes inductive parasitics, and thereby reduces load-current transients, minimizes noise, and increases circuit stability.

TI also recommends a ground reference plane either embedded in the PCB itself or located on the bottom side of the PCB opposite the components. This reference plane serves to assure accuracy of the output voltage, shield noise, and behaves similar to a thermal plane to spread (or sink) heat from the LDO device. In most applications, this ground plane is necessary to meet thermal requirements.

10.2 Layout Examples




Figure 42. LP2992 SOT-23 Package Typical Layout




Figure 43. LP2992 WSON Package Typical Layout

10.3 WSON Mounting

Copyright © 2001-2017, Texas Instruments Incorporated

The WSON package requires specific mounting techniques which are detailed in AN-1187 Leadless Leadframe Package (LLP). Referring to the section PCB Design Recommendations, note that the pad style which must be used with the WSON package is the NSMD (non-solder mask defined) type.

The thermal dissipation of the WSON package is directly related to the printed circuit board construction and the amount of additional copper area.



11 Device and Documentation Support

11.1 Documentation Support

11.1.1 Related Documentation

For related documentation see the following:

- AN-1187 Leadless Leadframe Package (LLP)
- Semiconductor and IC Package Thermal Metrics
- Using New Thermal Metrics (SBVA025)
- Thermal Characteristics of Linear and Logic Packages Using JEDEC PCB Designs

11.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

11.3 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E™ Online Community T's Engineer-to-Engineer (E2E) Community. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

11.4 Trademarks

E2E is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

11.5 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

11.6 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



12-Oct-2023



www.ti.com

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
LP2992AILD-1.5/NOPB	ACTIVE	WSON	NGD	6	1000	RoHS & Green	SN	Level-3-260C-168 HR	-40 to 125	L011A	Samples
LP2992AILD-1.8/NOPB	ACTIVE	WSON	NGD	6	1000	RoHS & Green	NIPDAU SN	Level-3-260C-168 HR	-40 to 125	L012A	Samples
LP2992AILD-3.3/NOPB	LIFEBUY	WSON	NGD	6	1000	RoHS & Green	NIPDAU SN	Level-3-260C-168 HR	-40 to 125	L014A	
LP2992AILD-5.0/NOPB	LIFEBUY	WSON	NGD	6	1000	RoHS & Green	NIPDAU SN	Level-3-260C-168 HR	-40 to 125	L015A	
LP2992AILDX-3.3/NOPB	LIFEBUY	WSON	NGD	6	4500	RoHS & Green	NIPDAU SN	Level-3-260C-168 HR	-40 to 125	L014A	
LP2992AILDX-5.0/NOPB	LIFEBUY	WSON	NGD	6	4500	RoHS & Green	NIPDAU SN	Level-3-260C-168 HR	-40 to 125	L015A	
LP2992AIM5-1.5/NOPB	LIFEBUY	SOT-23	DBV	5	1000	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 125	LFBA	
LP2992AIM5-1.8/NOPB	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 125	LFCA	Samples
LP2992AIM5-2.5	LIFEBUY	SOT-23	DBV	5	1000	Non-RoHS & Green	Call TI	Level-1-260C-UNLIM	-40 to 125	LFDA	
LP2992AIM5-2.5/NOPB	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 125	LFDA	Samples
LP2992AIM5-3.3	LIFEBUY	SOT-23	DBV	5	1000	Non-RoHS & Green	Call TI	Level-1-260C-UNLIM	-40 to 125	LFEA	
LP2992AIM5-3.3/NOPB	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 125	LFEA	Samples
LP2992AIM5-5.0/NOPB	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 125	LFFA	Samples
LP2992AIM5X-1.5/NOPB	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 125	LFBA	Samples
LP2992AIM5X-1.8/NOPB	LIFEBUY	SOT-23	DBV	5	3000	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 125	LFCA	
LP2992AIM5X-2.5/NOPB	LIFEBUY	SOT-23	DBV	5	3000	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 125	LFDA	
LP2992AIM5X-3.3/NOPB	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 125	LFEA	Samples
LP2992AIM5X-5.0/NOPB	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 125	LFFA	Samples
LP2992ILD-1.8/NOPB	LIFEBUY	WSON	NGD	6	1000	RoHS & Green	NIPDAU SN	Level-3-260C-168 HR	-40 to 125	L012A B	
LP2992ILD-2.5/NOPB	LIFEBUY	WSON	NGD	6	1000	RoHS & Green	SN	Level-3-260C-168 HR	-40 to 125	L013A B	
LP2992ILD-3.3/NOPB	LIFEBUY	WSON	NGD	6	1000	RoHS & Green	NIPDAU SN	Level-3-260C-168 HR	-40 to 125	L014A B	





www.ti.com 12-Oct-2023

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
LP2992ILD-5.0/NOPB	LIFEBUY	WSON	NGD	6	1000	RoHS & Green	NIPDAU SN	Level-3-260C-168 HR	-40 to 125	L015A B	
LP2992ILDX-1.5/NOPB	LIFEBUY	WSON	NGD	6	4500	RoHS & Green	NIPDAU SN	Level-3-260C-168 HR	-40 to 125	L011A B	
LP2992ILDX-3.3/NOPB	LIFEBUY	WSON	NGD	6	4500	RoHS & Green	NIPDAU SN	Level-3-260C-168 HR	-40 to 125	L014A B	
LP2992ILDX-5.0/NOPB	LIFEBUY	WSON	NGD	6	4500	RoHS & Green	SN	Level-3-260C-168 HR	-40 to 125	L015A B	
LP2992IM5-1.5/NOPB	LIFEBUY	SOT-23	DBV	5	1000	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 125	LFBB	
LP2992IM5-1.8/NOPB	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 125	LFCB	Samples
LP2992IM5-2.5	LIFEBUY	SOT-23	DBV	5	1000	Non-RoHS & Green	Call TI	Level-1-260C-UNLIM	-40 to 125	LFDB	
LP2992IM5-2.5/NOPB	LIFEBUY	SOT-23	DBV	5	1000	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 125	LFDB	
LP2992IM5-3.0/NOPB	LIFEBUY	SOT-23	DBV	5	1000	RoHS & Green	SN	Level-1-260C-UNLIM		LF8B	
LP2992IM5-3.3/NOPB	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 125	LFEB	Samples
LP2992IM5-5.0/NOPB	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 125	LFFB	Samples
LP2992IM5X-1.5/NOPB	LIFEBUY	SOT-23	DBV	5	3000	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 125	LFBB	
LP2992IM5X-1.8/NOPB	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 125	LFCB	Samples
LP2992IM5X-2.5/NOPB	LIFEBUY	SOT-23	DBV	5	3000	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 125	LFDB	
LP2992IM5X-3.3/NOPB	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 125	LFEB	Samples
LP2992IM5X-5.0/NOPB	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 125	LFFB	Samples

⁽¹⁾ The marketing status values are defined as follows: **ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ **RoHS**: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".



PACKAGE OPTION ADDENDUM

www.ti.com 12-Oct-2023

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



www.ti.com 13-Oct-2023

TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
LP2992AILD-1.5/NOPB	WSON	NGD	6	1000	178.0	12.4	3.6	3.2	1.0	8.0	12.0	Q1
LP2992AILD-1.8/NOPB	WSON	NGD	6	1000	178.0	12.4	3.6	3.2	1.0	8.0	12.0	Q1
LP2992AILD-3.3/NOPB	WSON	NGD	6	1000	178.0	12.4	3.6	3.2	1.0	8.0	12.0	Q1
LP2992AILD-5.0/NOPB	WSON	NGD	6	1000	180.0	12.4	3.6	3.2	1.0	8.0	12.0	Q1
LP2992AILDX-3.3/NOPB	WSON	NGD	6	4500	330.0	12.4	3.6	3.2	1.0	8.0	12.0	Q1
LP2992AILDX-5.0/NOPB	WSON	NGD	6	4500	330.0	12.4	3.6	3.2	1.0	8.0	12.0	Q1
LP2992AIM5-1.5/NOPB	SOT-23	DBV	5	1000	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LP2992AIM5-1.8/NOPB	SOT-23	DBV	5	3000	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LP2992AIM5-2.5	SOT-23	DBV	5	1000	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LP2992AIM5-2.5/NOPB	SOT-23	DBV	5	3000	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LP2992AIM5-3.3	SOT-23	DBV	5	1000	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LP2992AIM5-3.3/NOPB	SOT-23	DBV	5	3000	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LP2992AIM5-5.0/NOPB	SOT-23	DBV	5	3000	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LP2992AIM5X-1.5/NOPB	SOT-23	DBV	5	3000	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LP2992AIM5X-1.8/NOPB	SOT-23	DBV	5	3000	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LP2992AIM5X-2.5/NOPB	SOT-23	DBV	5	3000	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3



PACKAGE MATERIALS INFORMATION

www.ti.com 13-Oct-2023

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
LP2992AIM5X-3.3/NOPB	SOT-23	DBV	5	3000	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LP2992AIM5X-5.0/NOPB	SOT-23	DBV	5	3000	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LP2992ILD-1.8/NOPB	WSON	NGD	6	1000	178.0	12.4	3.6	3.2	1.0	8.0	12.0	Q1
LP2992ILD-2.5/NOPB	WSON	NGD	6	1000	178.0	12.4	3.6	3.2	1.0	8.0	12.0	Q1
LP2992ILD-3.3/NOPB	WSON	NGD	6	1000	178.0	12.4	3.6	3.2	1.0	8.0	12.0	Q1
LP2992ILD-5.0/NOPB	WSON	NGD	6	1000	180.0	12.4	3.6	3.2	1.0	8.0	12.0	Q1
LP2992ILDX-1.5/NOPB	WSON	NGD	6	4500	330.0	12.4	3.6	3.2	1.0	8.0	12.0	Q1
LP2992ILDX-3.3/NOPB	WSON	NGD	6	4500	330.0	12.4	3.6	3.2	1.0	8.0	12.0	Q1
LP2992ILDX-5.0/NOPB	WSON	NGD	6	4500	330.0	12.4	3.6	3.2	1.0	8.0	12.0	Q1
LP2992IM5-1.5/NOPB	SOT-23	DBV	5	1000	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LP2992IM5-1.8/NOPB	SOT-23	DBV	5	3000	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LP2992IM5-2.5	SOT-23	DBV	5	1000	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LP2992IM5-2.5/NOPB	SOT-23	DBV	5	1000	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LP2992IM5-3.0/NOPB	SOT-23	DBV	5	1000	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LP2992IM5-3.3/NOPB	SOT-23	DBV	5	3000	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LP2992IM5-5.0/NOPB	SOT-23	DBV	5	3000	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LP2992IM5X-1.5/NOPB	SOT-23	DBV	5	3000	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LP2992IM5X-1.8/NOPB	SOT-23	DBV	5	3000	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LP2992IM5X-2.5/NOPB	SOT-23	DBV	5	3000	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LP2992IM5X-3.3/NOPB	SOT-23	DBV	5	3000	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LP2992IM5X-5.0/NOPB	SOT-23	DBV	5	3000	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3



www.ti.com 13-Oct-2023



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
LP2992AILD-1.5/NOPB	WSON	NGD	6	1000	208.0	191.0	35.0
LP2992AILD-1.8/NOPB	WSON	NGD	6	1000	208.0	191.0	35.0
LP2992AILD-3.3/NOPB	WSON	NGD	6	1000	208.0	191.0	35.0
LP2992AILD-5.0/NOPB	WSON	NGD	6	1000	213.0	191.0	35.0
LP2992AILDX-3.3/NOPB	WSON	NGD	6	4500	356.0	356.0	35.0
LP2992AILDX-5.0/NOPB	WSON	NGD	6	4500	367.0	367.0	38.0
LP2992AIM5-1.5/NOPB	SOT-23	DBV	5	1000	208.0	191.0	35.0
LP2992AIM5-1.8/NOPB	SOT-23	DBV	5	3000	208.0	191.0	35.0
LP2992AIM5-2.5	SOT-23	DBV	5	1000	208.0	191.0	35.0
LP2992AIM5-2.5/NOPB	SOT-23	DBV	5	3000	208.0	191.0	35.0
LP2992AIM5-3.3	SOT-23	DBV	5	1000	208.0	191.0	35.0
LP2992AIM5-3.3/NOPB	SOT-23	DBV	5	3000	208.0	191.0	35.0
LP2992AIM5-5.0/NOPB	SOT-23	DBV	5	3000	208.0	191.0	35.0
LP2992AIM5X-1.5/NOPB	SOT-23	DBV	5	3000	208.0	191.0	35.0
LP2992AIM5X-1.8/NOPB	SOT-23	DBV	5	3000	208.0	191.0	35.0
LP2992AIM5X-2.5/NOPB	SOT-23	DBV	5	3000	208.0	191.0	35.0
LP2992AIM5X-3.3/NOPB	SOT-23	DBV	5	3000	208.0	191.0	35.0
LP2992AIM5X-5.0/NOPB	SOT-23	DBV	5	3000	208.0	191.0	35.0



PACKAGE MATERIALS INFORMATION

www.ti.com 13-Oct-2023

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
LP2992ILD-1.8/NOPB	WSON	NGD	6	1000	208.0	191.0	35.0
LP2992ILD-2.5/NOPB	WSON	NGD	6	1000	208.0	191.0	35.0
LP2992ILD-3.3/NOPB	WSON	NGD	6	1000	208.0	191.0	35.0
LP2992ILD-5.0/NOPB	WSON	NGD	6	1000	213.0	191.0	35.0
LP2992ILDX-1.5/NOPB	WSON	NGD	6	4500	367.0	367.0	38.0
LP2992ILDX-3.3/NOPB	WSON	NGD	6	4500	356.0	356.0	35.0
LP2992ILDX-5.0/NOPB	WSON	NGD	6	4500	356.0	356.0	35.0
LP2992IM5-1.5/NOPB	SOT-23	DBV	5	1000	208.0	191.0	35.0
LP2992IM5-1.8/NOPB	SOT-23	DBV	5	3000	208.0	191.0	35.0
LP2992IM5-2.5	SOT-23	DBV	5	1000	208.0	191.0	35.0
LP2992IM5-2.5/NOPB	SOT-23	DBV	5	1000	208.0	191.0	35.0
LP2992IM5-3.0/NOPB	SOT-23	DBV	5	1000	208.0	191.0	35.0
LP2992IM5-3.3/NOPB	SOT-23	DBV	5	3000	208.0	191.0	35.0
LP2992IM5-5.0/NOPB	SOT-23	DBV	5	3000	208.0	191.0	35.0
LP2992IM5X-1.5/NOPB	SOT-23	DBV	5	3000	208.0	191.0	35.0
LP2992IM5X-1.8/NOPB	SOT-23	DBV	5	3000	208.0	191.0	35.0
LP2992IM5X-2.5/NOPB	SOT-23	DBV	5	3000	208.0	191.0	35.0
LP2992IM5X-3.3/NOPB	SOT-23	DBV	5	3000	208.0	191.0	35.0
LP2992IM5X-5.0/NOPB	SOT-23	DBV	5	3000	208.0	191.0	35.0



SMALL OUTLINE TRANSISTOR



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
 2. This drawing is subject to change without notice.
 3. Reference JEDEC MO-178.

- 4. Body dimensions do not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.25 mm per side.
- 5. Support pin may differ or may not be present.



SMALL OUTLINE TRANSISTOR



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.




SMALL OUTLINE TRANSISTOR



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.





IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023, Texas Instruments Incorporated