

Звіт

3 лабораторної роботи № 3

3 дисципліни "Моделювання комп'ютерних систем"

На тему: "Поведінковий опис цифрового автомата. Перевірка роботи автомата за допомогою стенда"


Варіант – 21

Виконав: ст.гр. KI-201 Терлецький А.А. Перевірив:

Козак Н.Б.

Мета роботи : На базі стенда Elbert V2 – Spartan 3A FPGA, реалізувати цифровий автомат для обчислення значення виразу дотримуючись наступних вимог:

- Функціонал пристрою повинен бути реалізований згідно отриманого варіанту завдання. Дивись розділ ЗАВДАННЯ:
- 2. Пристрій повинен бути ітераційним (АЛП (ALU) повинен виконувати за один такт одну операцію), та реалізованим згідно наступної структурної схеми (Малюнок 1):



Малюнок 1 - Структурна схема автомата.

7 ((OP1 << 2) – OP2) + 4

```
Виконання роботи:
Файл CU.vhd:
-- Company:
-- Engineer:
-- Create Date:
                16:27:31 04/27/2023
-- Design Name:
-- Module Name:
                  CU - Behavioral
-- Project Name:
-- Target Devices:
-- Tool versions:
-- Description:
-- Dependencies:
-- Revision:
-- Revision 0.01 - File Created
-- Additional Comments:
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
-- Uncomment the following library declaration if using
-- arithmetic functions with Signed or Unsigned values
use IEEE.NUMERIC_STD.ALL;
use IEEE.STD_LOGIC_UNSIGNED.ALL;
-- Uncomment the following library declaration if instantiating
-- any Xilinx primitives in this code.
--library UNISIM;
--use UNISIM.VComponents.all;
```

entity CU_intf is

port(CLOCK : IN STD_LOGIC; RESET : IN STD_LOGIC;

ENTER_OP1 : IN STD_LOGIC; ENTER_OP2 : IN STD_LOGIC; CALCULATE : IN STD_LOGIC;

RAM_WR : OUT STD_LOGIC;

RAM_ADDR_BUS: OUT STD_LOGIC_VECTOR(1 downto 0);

```
CONSTANT BUS : OUT STD LOGIC VECTOR(7 downto 0):=
"00000010";
            ACC WR: OUT STD LOGIC;
            ACC_RST: OUT STD_LOGIC;
            IN SEL: OUT STD LOGIC VECTOR(1 downto 0);
            OP_CODE_BUS: OUT STD_LOGIC_VECTOR(1 downto 0)
end CU_intf;
architecture CU_arch of CU_intf is
type cu state type is (cu rst, cu idle, cu load op1, cu load op2, cu run calc0,
cu_run_calc1, cu_run_calc2, cu_run_calc3, cu_finish);
signal cu cur state : cu state type;
signal cu_next_state : cu_state_type;
begin
CONSTANT_BUS
                        <= "00000010";
CU_SYNC_PROC: process (CLOCK)
 begin
   if (rising_edge(CLOCK)) then
     if (RESET = '1') then
      cu_cur_state <= cu_rst;</pre>
     else
      cu_cur_state <= cu_next_state;</pre>
     end if;
   end if;
 end process;
     CUNEXT_STATE_DECODE: process (cu_cur_state, ENTER_OP1,
ENTER_OP2, CALCULATE)
 begin
   --declare default state for next_state to avoid latches
   cu_next_state <= cu_cur_state; --default is to stay in current state
   --insert statements to decode next state
   --below is a simple example
           case(cu_cur_state) is
                 when cu rst
                       cu next state <= cu idle;
                 when cu_idle
                       if (ENTER OP1 = '1') then
                             cu_next_state <= cu_load_op1;
                       elsif (ENTER OP2 = '1') then
                             cu_next_state <= cu_load_op2;
                       elsif (CALCULATE = '1') then
                             cu_next_state <= cu_run_calc0;
                       else
```

```
cu_next_state <= cu_idle;
                    end if;
               when cu_load_op1
                    cu_next_state <= cu_idle;
               when cu_load_op2
                    cu_next_state <= cu_idle;
               when cu_run_calc0 =>
                    cu_next_state <= cu_run_calc1;</pre>
               when cu_run_calc1 =>
                    cu_next_state <= cu_run_calc2;
               when cu_run_calc2 =>
                    cu_next_state <= cu_run_calc3;</pre>
               when cu_run_calc3 =>
                    cu_next_state <= cu_finish;
               when cu_finish
                               =>
                    cu_next_state <= cu_finish;
               when others
                    cu_next_state <= cu_idle;
         end case;
end process;
CU_OUTPUT_DECODE: process (cu_cur_state)
begin
         case(cu_cur_state) is
               when cu_rst
                                     =>
                                          <= "00";
                    IN_SEL
                    OP_CODE_BUS <= "00";
                                          <= "00";
                    RAM_ADDR_BUS
                    RAM_WR
                                          = '0';
                    ACC_RST
                                          <= '1';
                    ACC_WR
                                          <= '0';
               when cu_idle
                                     =>
                    IN SEL
                                          <= "00";
                    OP_CODE_BUS <= "00";
                                          <= "00";
                    RAM_ADDR_BUS
                                          <= '0';
                    RAM_WR
                    ACC_RST
                                          = '0';
                    ACC_WR
                                          <= '0';
               when cu_load_op1
                                    =>
                    IN SEL
                                          <= "00";
                    OP_CODE_BUS <= "00";
                                          <= "00";
                    RAM_ADDR_BUS
                                          <= '1';
                    RAM_WR
                    ACC RST
                                          = '0';
                    ACC_WR
                                          <= '1';
               when cu_load_op2
                                   =>
```

```
<= "00";
     IN SEL
     OP_CODE_BUS <= "00";
     RAM ADDR BUS
                          <= "01";
     RAM_WR
                          <= '1';
     ACC RST
                          <= '0';
     ACC_WR
                          <= '1';
when cu run calc0 = >
     IN_SEL
                          <= "01";
     OP CODE BUS <= "00";
                          <= "00";
     RAM ADDR BUS
     RAM_WR
                          <= '0';
     ACC_RST
                          <= '0';
     ACC_WR
                          <= '1';
when cu_run_calc1 =>
     IN_SEL
                          <= "10";
     OP_CODE_BUS <= "11";
                          <= "01";
     RAM_ADDR_BUS
                          <= '0':
     RAM_WR
     ACC_RST
                          <= '0';
     ACC_WR
                          <= '1';
when cu_run_calc2 =>
     IN SEL
                          <= "01";
     OP_CODE_BUS <= "10";
                          <= "01";
     RAM ADDR BUS
     RAM_WR
                          <= '0';
     ACC_RST
                          <= '0';
     ACC_WR
                          <= '1';
when cu_run_calc3 =>
     IN_SEL
                          <= "11";
     OP_CODE_BUS <= "01";
                          <= "01";
     RAM ADDR BUS
     RAM_WR
                          <= '0';
     ACC_RST
                          <= '0':
     ACC_WR
                          <= '1';
when cu_finish
               =>
     IN_SEL
                          <= "00";
     OP_CODE_BUS <= "00";
     RAM ADDR BUS
                          <= "00";
     RAM_WR
                          <= '0';
     ACC_RST
                          <= '0':
     ACC_WR
                          <= '0';
when others
                    =>
     IN SEL
                          <= "00";
     OP\_CODE\_BUS <= "00";
     RAM ADDR BUS
                          <= "00";
     RAM_WR
                          <= '0';
     ACC_RST
                          <= '0';
```

ACC_WR <= '0'; end case;


end process;
end CU_arch;

Елемент CU:

-- Dependencies:

-- Revision:

CU_intf



```
-- Revision 0.01 - File Created
-- Additional Comments:
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
-- Uncomment the following library declaration if using
-- arithmetic functions with Signed or Unsigned values
use IEEE.NUMERIC_STD.ALL;
use IEEE.STD_LOGIC_UNSIGNED.ALL;
-- Uncomment the following library declaration if instantiating
-- any Xilinx primitives in this code.
--library UNISIM;
--use UNISIM.VComponents.all;
entity MUX_intf is
     port(
           DATA IN
                                : IN STD LOGIC VECTOR(7 downto 0);
           CONSTANT_BUS: IN STD_LOGIC_VECTOR(7 downto 0);
           RAM DATA OUT BUS: IN STD LOGIC VECTOR(7 downto 0);
                                     : IN STD_LOGIC_VECTOR(1 downto
           IN_SEL
0);
           IN_SEL_OUT_BUS: OUT_std_logic_vector(7 downto 0)
end MUX_intf;
architecture MUX_arch of MUX_intf is
begin
INSEL_A_MUX : process(DATA_IN, CONSTANT_BUS,
RAM_DATA_OUT_BUS, IN_SEL)
      begin
          if(IN SEL = "00") then
                IN_SEL_OUT_BUS <= DATA_IN;</pre>
          elsif(IN SEL = "01") then
                IN SEL OUT BUS <= RAM DATA OUT BUS;
          elsif(IN SEL = "10") then
                IN_SEL_OUT_BUS <= CONSTANT_BUS;</pre>
          else
                IN_SEL_OUT_BUS <=
STD LOGIC VECTOR(CONSTANT BUS + CONSTANT BUS);
          end if:
      end process INSEL A MUX;
end MUX_arch;
```

Елемент MUX:

IN_SEL_OUT_BUS(7:0)	
IN_SEL(1:0)	
RAM_DATA_OUT_BUS(7:0)	
CONSTANT_BUS(7:0)	
DATA_IN(7:0) [

MUX_intf

Файл RAM.vhd: -- Company: -- Engineer: -- Create Date: 16:49:14 04/27/2023 -- Design Name: -- Module Name: RAM - Behavioral -- Project Name: -- Target Devices: -- Tool versions: -- Description: -- Dependencies: -- Revision: -- Revision 0.01 - File Created -- Additional Comments: library IEEE; use IEEE.STD_LOGIC_1164.ALL; -- Uncomment the following library declaration if using

-- arithmetic functions with Signed or Unsigned values use IEEE.NUMERIC_STD.ALL; use IEEE.STD_LOGIC_UNSIGNED.ALL;

```
-- Uncomment the following library declaration if instantiating
-- any Xilinx primitives in this code.
--library UNISIM;
--use UNISIM.VComponents.all;
entity RAM intf is
port(
                                   : IN STD LOGIC;
          RAM WR
          RAM_ADDR_BUS
                                   : IN STD_LOGIC_VECTOR(1 downto
0);
          ACC_DATA_IN_BUS : IN STD_LOGIC_VECTOR(7 downto 0);
          RAM_DATA_OUT_BUS: OUT STD_LOGIC_VECTOR(7 downto 0);
                         : IN STD_LOGIC
          CLOCK
          );
end RAM intf;
architecture RAM_arch of RAM_intf is
type ram_type is array (3 downto 0) of STD_LOGIC_VECTOR(7 downto 0);
signal RAM UNIT
                              : ram type;
signal RAM_DATA_IN_BUS: STD_LOGIC_VECTOR(7 downto 0);
begin
     RAM DATA IN BUS <= ACC DATA IN BUS;
     RAM: process(CLOCK, RAM ADDR BUS, RAM UNIT)
     begin
          if (rising_edge(CLOCK)) then
               if (RAM_WR = '1') then
                    RAM_UNIT(conv_integer(RAM_ADDR_BUS)) <=
RAM_DATA_IN_BUS;
               end if;
          end if:
          RAM_DATA_OUT_BUS <=
RAM_UNIT(conv_integer(RAM_ADDR_BUS));
     end process RAM;
end RAM_arch;
Елемент RAM:
```

RAM_intf

	RAM_WR	RAM_DATA_OUT_BUS(7:0)			
	CLOCK				
	RAM_ADDR_BUS(1:0)				
	ACC_DATA_IN_BUS(7:0)				
Файл ALU.vhd:					
library IEEE; use IEEE.STD_LOGIC_1164.ALL;					
Uncomment the following library declaration if using arithmetic functions with Signed or Unsigned values use IEEE.NUMERIC_STD.ALL; use IEEE.STD_LOGIC_UNSIGNED.ALL;					

- -- Uncomment the following library declaration if instantiating
- -- any Xilinx primitives in this code.
- --library UNISIM;
- --use UNISIM.VComponents.all;

```
entity ALU intf is
port(
          IN_SEL_OUT_BUS: IN STD_LOGIC_VECTOR(7 downto 0);
          ACC_DATA_OUT_BUS: IN STD_LOGIC_VECTOR(7 downto 0);
          OP CODE BUS: IN STD LOGIC VECTOR(1 downto 0);
          ACC_DATA_IN_BUS: OUT STD_LOGIC_VECTOR(7 downto 0);
          OVER FLOW: OUT STD LOGIC
          --OF - overflow
          );
end ALU_intf;
architecture ALU_arch of ALU_intf is
begin
ALU: process(OP_CODE_BUS, IN_SEL_OUT_BUS, ACC_DATA_OUT_BUS)
          variable A : unsigned(7 downto 0);
          variable B: unsigned(7 downto 0);
          variable temp: std_logic_vector(8 downto 0);
     begin
          A := unsigned(ACC_DATA_OUT_BUS);
          B := unsigned(IN SEL OUT BUS);
          if OP CODE BUS = "00" then
               ACC_DATA_IN_BUS <= STD_LOGIC_VECTOR(B);
          elsif OP CODE BUS = "01" then
               temp := STD_LOGIC_VECTOR('0' & A) +
STD LOGIC VECTOR('0' & B);
                    if (temp(8) = '1') then
                          OVER_FLOW <= '1';
                          else
                               OVER_FLOW <= '0';
                               end if:
               ACC_DATA_IN_BUS <= temp(7 downto 0);
          elsif OP_CODE_BUS = "01" then
               temp := STD_LOGIC_VECTOR('0' & A) -
STD_LOGIC_VECTOR('0' & B);
                    if (temp(8) = '1') then
                          OVER FLOW <= '1':
                          else
                               OVER FLOW <= '0';
                               end if:
               ACC DATA IN BUS <= temp(7 downto 0);
          elsif OP CODE BUS = "11" then
                case(B) is --case(B) is
                           when x''00'' => ACC DATA IN BUS <=
STD_LOGIC_VECTOR(A sll 0);
```

```
when x"01"
                                     => ACC_DATA_IN_BUS <=
STD_LOGIC_VECTOR(A sll 1);
                        when x"02"
                                     => ACC DATA IN BUS <=
STD_LOGIC_VECTOR(A sll 2);
                        when x"03"
                                     => ACC DATA IN BUS <=
STD_LOGIC_VECTOR(A sll 3);
                        when x"04"
                                     => ACC DATA IN BUS <=
STD_LOGIC_VECTOR(A sll 4);
                        when x"05"
                                     => ACC DATA IN BUS <=
STD_LOGIC_VECTOR(A sll 5);
                        when x"06"
                                     => ACC_DATA_IN_BUS <=
STD_LOGIC_VECTOR(A sll 6);
                        when x"07"
                                     => ACC_DATA_IN_BUS <=
STD_LOGIC_VECTOR(A sll 7);
                        when others => ACC_DATA_IN_BUS <=
STD_LOGIC_VECTOR(A sll 0);
                   end case;
         else
              ACC_DATA_IN_BUS <= "00000000";
         end if:
     end process ALU;
end ALU_arch;
Елемент ALU:
                     ALU intf
      IN_SEL_OUT_BUS(7:0A)CC_DATA_IN_BUS(7:0)
      ACC_DATA_OUT_BUS(7:0)
      OP_CODE_BUS(1:0)
                                          OVER FLOW
Файл ACC.vhd:
-- Company:
-- Engineer:
-- Create Date: 15:27:57 04/27/2023
```

-- Design Name:

```
-- Module Name: ACC - Behavioral
-- Project Name:
-- Target Devices:
-- Tool versions:
-- Description:
-- Dependencies:
-- Revision:
-- Revision 0.01 - File Created
-- Additional Comments:
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
-- Uncomment the following library declaration if using
-- arithmetic functions with Signed or Unsigned values
use IEEE.NUMERIC_STD.ALL;
use IEEE.STD_LOGIC_UNSIGNED.ALL;
-- Uncomment the following library declaration if instantiating
-- any Xilinx primitives in this code.
--library UNISIM;
--use UNISIM.VComponents.all;
entity ACC_intf is
port(
                    : IN STD_LOGIC;
           CLOCK
           ACC_RST
                                 : IN STD_LOGIC;
           ACC_WR
                                      : IN STD_LOGIC;
           ACC_DATA_IN_BUS : IN STD_LOGIC_VECTOR(7 downto 0);
           ACC_DATA_OUT_BUS: OUT STD_LOGIC_VECTOR(7 downto 0)
end ACC_intf;
architecture ACC_arch of ACC_intf is
signal ACC_DATA
                                 : STD_LOGIC_VECTOR(7 downto 0);
begin
     ACC: process(CLOCK, ACC_DATA)
      begin
           if (rising_edge(CLOCK)) then
                if(ACC RST = '1') then
                      ACC_DATA <= "00000000";
                elsif (ACC_WR = '1') then
```

```
ACC DATA <= ACC DATA IN BUS;
               end if:
          end if:
          ACC_DATA_OUT_BUS <= ACC_DATA;
     end process ACC;
end ACC_arch;
Елемент АСС:
      ACC_intf
      CLOCK
      ACC RST
      ACC WR
ACC MACTO DONUTA BNUS (750)7:0)
Файл SEGDEC.vhd:
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
-- Uncomment the following library declaration if using
-- arithmetic functions with Signed or Unsigned values
use IEEE.NUMERIC STD.ALL;
use IEEE.STD_LOGIC_UNSIGNED.ALL;
-- Uncomment the following library declaration if instantiating
-- any Xilinx primitives in this code.
--library UNISIM;
--use UNISIM.VComponents.all;
entity SEGDEC_intf is
port(
          CLOCK
                        : IN STD_LOGIC;
          ACC_DATA_OUT_BUS: IN STD_LOGIC_VECTOR(7 downto 0);
          RESET
                         : IN STD_LOGIC;
          OverFlow IN: IN STD LOGIC;
          COMM_ONES : OUT STD_LOGIC;
          COMM DECS: OUT STD LOGIC;
          COMM_HUNDREDS : OUT STD_LOGIC;
          SEG A : OUT STD LOGIC;
          SEG B
                 : OUT STD_LOGIC;
```

```
SEG_C : OUT STD_LOGIC;
           SEG_D
                     : OUT STD_LOGIC;
          SEG_E
SEG_F
                      : OUT STD LOGIC;
                     : OUT STD_LOGIC;
           SEG G
                      : OUT STD LOGIC;
           DP
                     : OUT STD LOGIC;
           OverFlow OUT : OUT STD LOGIC := '0'
end SEGDEC intf;
architecture SEGDEC_arch of SEGDEC_intf is
signal ONES_BUS : STD_LOGIC_VECTOR(3 downto 0) := "0000";
signal DECS_BUS: STD_LOGIC_VECTOR(3 downto 0) := "0000";
signal HONDREDS_BUS: STD_LOGIC_VECTOR(3 downto 0) := "0000";
begin
OVERFLOW INDICATE: process(OverFlow IN, RESET)
     begin
           --if rising edge(CLOCK) then
           if (RESET = '1') then
                OverFlow OUT <= '0':
                elsif (RESET = '0' and OverFlow_IN = '1') then
                     OverFlow_OUT <= '1':
                     end if:
                --end if;
     end process OVERFLOW_INDICATE;
BIN_TO_BCD: process (ACC_DATA_OUT_BUS)
    variable hex src : STD LOGIC VECTOR(7 downto 0);
    variable bcd : STD_LOGIC_VECTOR(11 downto 0);
  begin
    bcd
        := (others => '0');
               := ACC_DATA_OUT_BUS;
    hex src
    for i in hex_src'range loop
      if bcd(3 downto 0) > "0100" then
        bcd(3 downto 0) := bcd(3 downto 0) + "0011";
      end if:
      if bcd(7 downto 4) > "0100" then
        bcd(7 downto 4) := bcd(7 downto 4) + "0011";
      end if:
      if bcd(11 downto 8) > "0100" then
        bcd(11 downto 8) := bcd(11 downto 8) + "0011";
      end if;
      bcd := bcd(10 downto 0) & hex_src(hex_src'left); -- shift bcd + 1 new entry
```

```
hex src := hex src(hex src'left - 1 downto hex src'right) & '0'; -- shift src +
pad with 0
    end loop;
    HONDREDS BUS
                       <= bcd (11 downto 8);
                  <= bcd (7 downto 4);
    DECS BUS
    ONES BUS
                  <= bcd (3 downto 0);
  end process BIN TO BCD;
     INDICATE: process(CLOCK)
          type DIGIT_TYPE is (ONES, DECS, HUNDREDS);
          variable CUR_DIGIT
                              : DIGIT TYPE := ONES:
          variable DIGIT_VAL
                                : STD_LOGIC_VECTOR(3 downto 0) :=
"0000":
          variable DIGIT_CTRL : STD_LOGIC_VECTOR(6 downto 0) :=
"0000000";
          variable COMMONS_CTRL: STD_LOGIC_VECTOR(2 downto 0) :=
"000";
          begin
               if (rising_edge(CLOCK)) then
                     if(RESET = '0') then
                          case CUR_DIGIT is
                               when ONES =>
                                     DIGIT_VAL := ONES_BUS;
                                     CUR_DIGIT := DECS;
                                     COMMONS\_CTRL := "001";
                               when DECS =>
                                     DIGIT_VAL := DECS_BUS;
                                     CUR_DIGIT := HUNDREDS;
                                     COMMONS_CTRL := "010";
                               when HUNDREDS =>
                                     DIGIT VAL := HONDREDS BUS;
                                     CUR_DIGIT := ONES;
                                     COMMONS_CTRL := "100";
                               when others =>
                                     DIGIT VAL := ONES BUS;
                                     CUR_DIGIT := ONES;
                                     COMMONS CTRL := "000";
                          end case;
                          case DIGIT_VAL is
                                                  --abcdefg
                               when "0000" => DIGIT CTRL := "1111110";
                               when "0001" \Rightarrow DIGIT\_CTRL := "0110000";
                               when "0010" => DIGIT_CTRL := "1101101";
```

```
when "0011" => DIGIT CTRL := "1111001";
          when "0100" \Rightarrow DIGIT\_CTRL := "0110011";
          when "0101" => DIGIT CTRL := "1011011";
          when "0110" => DIGIT_CTRL := "1011111";
          when "0111" => DIGIT CTRL := "1110000";
          when "1000" => DIGIT_CTRL := "1111111";
          when "1001" => DIGIT_CTRL := "1111011";
          when others => DIGIT_CTRL := "00000000";
     end case;
else
     DIGIT_VAL := ONES_BUS;
     CUR_DIGIT := ONES;
     COMMONS\_CTRL := "000";
end if;
COMM ONES
                <= COMMONS CTRL(0);
COMM DECS
                <= COMMONS_CTRL(1);
COMM_HUNDREDS <= COMMONS_CTRL(2);
SEG A <= DIGIT CTRL(6);
SEG_B <= DIGIT_CTRL(5);
SEG C <= DIGIT CTRL(4);
SEG_D <= DIGIT_CTRL(3);
SEG E \leq DIGIT CTRL(2);
SEG_F <= DIGIT_CTRL(1);
SEG G <= DIGIT CTRL(0);
DP
   <= '0';
```

end if; end process INDICATE; end SEGDEC_arch; **Елемент SEGDEC:**





Схема для Top Level:



Файл Constraints.ucf:

```
*****
            UCF for ElbertV2 Development Board
#
#**********************
*****
CONFIG VCCAUX = "3.3";
# Clock 12 MHz
            LOC = P129 | IOSTANDARD = LVCMOS33 | PERIOD
NET "CLOCK"
= 12MHz;
LED
NET "OVERFLOW"
              LOC = P46 | IOSTANDARD = LVCMOS33 |
SLEW = SLOW \mid DRIVE = 12:
Seven Segment Display
NET "A OUT"
         LOC = P117 | IOSTANDARD = LVCMOS33 | SLEW = SLOW
|DRIVE = 12;
 NET "B_OUT"
         LOC = P116 | IOSTANDARD = LVCMOS33 | SLEW = SLOW
|DRIVE = 12;
 NET "C OUT"
         LOC = P115 | IOSTANDARD = LVCMOS33 | SLEW = SLOW
|DRIVE = 12;
 NET "D OUT"
         LOC = P113 | IOSTANDARD = LVCMOS33 | SLEW = SLOW
|DRIVE = 12;
 NET "E OUT"
         LOC = P112 | IOSTANDARD = LVCMOS33 | SLEW = SLOW
|DRIVE = 12;
 NET "F_OUT"
         LOC = P111 | IOSTANDARD = LVCMOS33 | SLEW = SLOW
| DRIVE = 12:
 NET "G_OUT"
         LOC = P110 | IOSTANDARD = LVCMOS33 | SLEW = SLOW
| DRIVE = 12;
 NET "DP_OUT" LOC = P114 | IOSTANDARD = LVCMOS33 | SLEW =
SLOW \mid DRIVE = 12;
```

```
NET "COMMON 2 OUT"
                    LOC = P124 | IOSTANDARD = LVCMOS33 |
SLEW = SLOW | DRIVE = 12;
 NET "COMMON 1 OUT"
                    LOC = P121 | IOSTANDARD = LVCMOS33 |
SLEW = SLOW | DRIVE = 12;
 NET "COMMON 0 OUT"
                    LOC = P120 | IOSTANDARD = LVCMOS33 |
SLEW = SLOW | DRIVE = 12;
DP Switches
NET "DATA IN(0)"
               LOC = P70 | PULLUP | IOSTANDARD =
LVCMOS33 | SLEW = SLOW | DRIVE = 12;
 NET "DATA IN(1)"
                LOC = P69 | PULLUP | IOSTANDARD =
LVCMOS33 | SLEW = SLOW | DRIVE = 12;
               LOC = P68 | PULLUP | IOSTANDARD =
 NET "DATA IN(2)"
LVCMOS33 | SLEW = SLOW | DRIVE = 12;
                LOC = P64 | PULLUP | IOSTANDARD =
 NET "DATA_IN(3)"
LVCMOS33 | SLEW = SLOW | DRIVE = 12;
 NET "DATA_IN(4)"
               LOC = P63 | PULLUP | IOSTANDARD =
LVCMOS33 | SLEW = SLOW | DRIVE = 12:
 NET "DATA_IN(5)" LOC = P60 | PULLUP | IOSTANDARD =
LVCMOS33 | SLEW = SLOW | DRIVE = 12:
 NET "DATA_IN(6)" LOC = P59 | PULLUP | IOSTANDARD =
LVCMOS33 | SLEW = SLOW | DRIVE = 12;
 NET "DATA_IN(7)" LOC = P58 | PULLUP | IOSTANDARD =
LVCMOS33 | SLEW = SLOW | DRIVE = 12;
Switches
NET "ENTER OP1" LOC = P80 | PULLUP | IOSTANDARD =
LVCMOS33 | SLEW = SLOW | DRIVE = 12;
 NET "ENTER OP2" LOC = P79 | PULLUP | IOSTANDARD =
LVCMOS33 | SLEW = SLOW | DRIVE = 12;
 NET "CALCULATE" LOC = P78 | PULLUP | IOSTANDARD =
LVCMOS33 | SLEW = SLOW | DRIVE = 12:
 NET "RESET"
              LOC = P75 | PULLUP | IOSTANDARD = LVCMOS33 |
SLEW = SLOW | DRIVE = 12;
```

Файл TestTopLevel.vhd:

-- Vhdl test bench created from schematic D:\Lab_3_Example\TopLevel.sch - Mon May 01 21:40:52 2023

__

- -- Notes:
- -- 1) This testbench template has been automatically generated using types
- -- std_logic and std_logic_vector for the ports of the unit under test.
- -- Xilinx recommends that these types always be used for the top-level
- -- I/O of a design in order to guarantee that the testbench will bind
- -- correctly to the timing (post-route) simulation model.
- -- 2) To use this template as your testbench, change the filename to any
- -- name of your choice with the extension .vhd, and use the "Source->Add"
- -- menu in Project Navigator to import the testbench. Then
- -- edit the user defined section below, adding code to generate the
- -- stimulus for your design.

--

LIBRARY ieee;

USE ieee.std_logic_1164.ALL;

USE ieee.numeric_std.ALL;

LIBRARY UNISIM;

USE UNISIM. Vcomponents. ALL;

ENTITY TopLevel_TopLevel_sch_tb IS

END TopLevel_TopLevel_sch_tb;

ARCHITECTURE behavioral OF TopLevel_TopLevel_sch_tb IS

COMPONENT TopLevel

PORT(RESE : IN STD_LOGIC;

ENTER_OP1 : IN STD_LOGIC; ENTER_OP2 : IN STD_LOGIC; CALCULATE : IN STD_LOGIC;

COMMON_0_OUT : OUT STD_LOGIC; COMMON_1_OUT : OUT STD_LOGIC; COMMON_2_OUT : OUT STD_LOGIC;

A OUT **OUT STD LOGIC**; B_OUT OUT STD_LOGIC; C_OUT OUT STD_LOGIC; D OUT OUT STD_LOGIC; E_OUT OUT STD_LOGIC; F_OUT OUT STD_LOGIC; G_OUT OUT STD_LOGIC; DP OUT OUT STD_LOGIC; **CLOCK** STD LOGIC; IN

DATA_IN: IN STD_LOGIC_VECTOR (7 DOWNTO 0);


OVER_FLOW : OUT STD_LOGIC);


END COMPONENT;

```
signal op1: STD_LOGIC_VECTOR(7 DOWNTO 0);
    signal op2: STD_LOGIC_VECTOR(7 DOWNTO 0);
 SIGNAL RESE:
                   STD LOGIC;
 SIGNAL ENTER_OP1
                            STD_LOGIC;
 SIGNAL ENTER OP2
                            STD LOGIC;
 SIGNAL CALCULATE
                            STD_LOGIC;
 SIGNAL COMMON 0 OUT
                                 STD LOGIC;
 SIGNAL COMMON_1_OUT
                                 STD_LOGIC;
 SIGNAL COMMON 2 OUT
                                 STD LOGIC;
 SIGNAL A_OUT
                        STD_LOGIC;
 SIGNAL B OUT
                        STD_LOGIC;
 SIGNAL C_OUT
                        STD_LOGIC;
 SIGNAL D_OUT
                       STD_LOGIC;
 SIGNAL E OUT
                       STD LOGIC:
                       STD LOGIC;
 SIGNAL F OUT
 SIGNAL G OUT
                       STD LOGIC;
 SIGNAL DP_OUT
                       STD_LOGIC;
 SIGNAL CLOCK
                        STD LOGIC:
                       STD_LOGIC_VECTOR (7 DOWNTO 0);
 SIGNAL DATA_IN
 SIGNAL OVER FLOW
                            STD LOGIC;
    constant CLK period: time := 1 us;
     constant TC_period: time := 65536 us;
BEGIN
 UUT: TopLevel PORT MAP(
         RESE => RESE,
         ENTER OP1 => ENTER OP1.
         ENTER OP2 => ENTER OP2,
         CALCULATE => CALCULATE,
         COMMON_0_OUT => COMMON_0_OUT,
         COMMON_1_OUT => COMMON_1_OUT,
         COMMON_2_OUT => COMMON 2 OUT.
         A OUT => A OUT,
         B OUT \Rightarrow B OUT
         C OUT \Rightarrow C OUT.
         D OUT \Rightarrow D OUT
         E OUT => E OUT,
         F_OUT => F_OUT,
         G OUT \Rightarrow G OUT.
         DP_OUT => DP_OUT,
         CLOCK => CLOCK,
         DATA_IN => DATA IN.
         OVER FLOW => OVER FLOW
 );
```

```
CLK_process : process
     begin
           CLOCK <= '1';
           wait for CLK_period/2;
           CLOCK <= '0';
           wait for CLK_period/2;
     end process CLK process;
     stim_proc: process
     begin
     RESE <= '1';
     ENTER_OP1 <= '0';
     ENTER OP2 <= '0';
 CALCULATE <= '0';
     DATA_IN <=(others => '0');
     wait for 2*CLK_period;
     RESE <='0';
     wait for 4*TC_period;
     ENTER_OP1 <='1';
     DATA_IN <= op1;
     wait for 2*TC_period;
     ENTER_OP1 <='0';
     wait for 4*TC_period;
     ENTER_OP2 <='1';
     DATA_IN \leq op2;
     wait for 2*TC_period;
     ENTER_OP2 <='0';
     wait for 4*TC_period;
     CALCULATE <= '1';
     wait for 8*TC_period;
      wait;
     end process stim_proc; --1.835 s
END:
                            Перевірка результату
OP1=00001000;
OP2=00000101;
((OP1 << 2) - OP2) + 4 = 000111111;
1) OP1 \ll 2 = 00001000 + 00000010 = 00100000;
2) (OP1 \ll 2) - OP2 = 00100000 - 00000101 = 00011011;
```

3) ((OP1 << 2) - OP2) + 4 = 00011011 + 00000100 = 000111111;





Висновок: Під час даної лабораторної роботи, я на базі стенда Elbert V2 – Spartan 3A FPGA, реалізував цифровий автомат для обчислення значення заданого виразу.