Binary Adders

- Addition is important function in computer system
 - Duh, but still.
- What does an adder have to do?

 - Add binary digits
 Generate carry if necessary
 Consider carry from previous digit




- Binary adders operate "bit-wise"
 - A 16-bit adder uses 16 one-bit adders
- Binary adders come in two flavors
 - Half adder: adds two bits and generate result and carry
 - Full adder: also considers carry input
 - Two half adders (plus an OR gate) make one full adder

Binary Half Adder

- Specification:
 - Design a circuit that adds two bits and generates the sum and a carry

10

- Outputs:
 - Two inputs: x, y
 - Two output: S (sum), C (carry)



(b) $S = x \oplus y$

Truth table:


$$C = xy$$


$$C(x, y) = xy$$

$$S(x, y) = \overline{\Sigma}(1, z) = x'y + xy' = x + y$$

Binary Half Adder - Circuit

Circuit implementation:






- Works for single bit, but not for multi-bit numbers
 - Need to consider input carry from prior stage

X	У	С	S
0	0	0	0
0	1	0	1
1	0	0	1
1	1	1	0

Full Adder

- Specification:
 - A circuit that adds three bits and generates the sum and a carry



- Inputs:
 - Three inputs: x,y,z
 - Two outputs: *S, C*
- Truth table:


$$((x,y,z)=\Sigma(3.5.6.7)$$

 $S(x,y,z)=\Sigma(1.2.4.7)$

 7	The state of the s			
X	У	Z	С	S
0	0	0	©	0
Transmission for the state of t	0	1		1
0	1	0	D	Ni raya milinini ugan Tapina Jaman
0	1	1	<u> </u>	0
1	O	0	to in the terminal control of the second con	int declare moute and
1	0	1	1	O
1	1	0	and angular militals ingressed and analysis of the second second second second second second second second sec	ð
1	1	1	1	ſ

Full Adder - Minimization

Minimization of Boolean functions for S and C:



$$S = \frac{\alpha'y'+2+\alpha'y+2+\alpha'y'+2+\alpha'y'+2}{\alpha'(y'+2+y+2')+\alpha(y'+2'+y+2)}$$


$$= \frac{\alpha'(y'+2+y+2')+\alpha(y'+2'+y+2)}{\alpha'(y+2+y+2)+\alpha(y+2+y+2)}$$

$$= \frac{\alpha'(y'+2+y+2')+\alpha(y'+2'+y+2)}{\alpha'(y+2+y+2)+\alpha($$

- x ⊕ A - x ⊕ (y @ 2)


Full Adder - Circuit

Possible circuit implementations:



Full Adder from Half Adders

- How can two half adders make a full adder?
- Observations:
 - Three inputs x, y, z can be added in two steps
 - x+y+z=(x+y)+z
 - What about the carry?
 - » Carry can occur when adding x+y and when adding z
- Full adder: $S = x \oplus y \oplus z$, $C = x y + (x \oplus y) z$



Binary n-bit Adder


- How can we build an *n*-bit adder from full adders?

- One adder for each bit (n total)

 Connect carry to next adder's input

 Output: sequence of sums and a final carry $\mathcal{A} = \mathcal{B}_3 \mathcal{B}_2 \mathcal{B}_1 \mathcal{B}_0 = 0001$

4-bit adder circuit (Ripple Carry Adder):



- Classical example of standard components
 - Would require truth table with 29 entries!

Overflow

- n-bit addition can generate (n+1)-bit number
 - Called "overflow"
 - Needs to be detected by computer system
- How can we detect overflow in addition?
 - End carry
- Also necessary for signed numbers or subtraction
 - Most significant bit indicates sign
- If carry into sign position and out of sign position differ, then overflow
 - Result would be correct with extra position
 - Can be detected by XOR gate
 - Can be used as input carry for next adder circuit

Cz	$\mathcal{C}_{oldsymbol{arphi}}$	XOR
0	Ф	0
0	1	1
(0	1
(1	0

Overflow Conditions

Overflow conditions

- There is no overflow if signs are different (pos + neg, or neg + pos)
- Overflow can happen only when both numbers have <u>same sign</u>, and
- If carry into sign position and out of sign position differ
- Example: 2's complement signed numbers wih n = 4 bits

+6 0 110	-6 1 010
+7 0 111	-7 1 001
+13 0 1 101	-13 1 0 011

- Result would be correct with extra position
- Detected by XOR gate (output =1 when inputs differ)
- Can be used as input carry for next adder circuit