## ECE124: Discussion

Discussion #8

Yeonsik Noh, PhD

3.21 Draw (a) the multiple evel NAND circuit for the

$$W(x + y + z) + xyz$$

 $F(\omega, \chi, q, z) = \omega(\chi + y + z) + \chi q z$   $F(z) = \{ \omega(\chi + y + z) + \chi q z \}$   $F(z) = \{ \omega\chi + \omega + \omega + \chi q z \}$   $F(z) = \{ \omega\chi + \omega + \omega + \chi q z \}$   $F(z) = \{ \omega\chi + \omega + \omega + \chi q z \}$ 

$$2F' = \{ w \cdot (2 \cdot y' \cdot z')' + xyz \}'$$

$$= \{ w \cdot (x' \cdot y' \cdot z')' \}' \cdot (xyz)'$$

$$(F')' = \{ w \cdot (x' \cdot y' \cdot z')' \}' \cdot (xyz)' \}$$

following expression and (b) repeat (a) for a NOR circuit.


3.21 (b) repeat (a) for a NOR circuit.


$$F' = \left\{ \omega(\alpha + y + z) + \alpha y^{2} \right\}'$$

$$F = \left\{ \omega(\alpha + y + z) + \alpha y^{2} \right\}' \cdot (\alpha y^{2})'$$

$$F = \left\{ \omega' + (\alpha + y + z)' \right\} \cdot (\alpha' + y' + z')$$


$$F = \left\{ \omega' + (\alpha + y + z)' \right\} + (\alpha' + y' + z')$$






a '	46	C +	d'
1	0	9	1
1_	Ī	7	1
	_		

/	/	0	1
	/	_	Ø
/	0	/	6
	0		






• 5 variables K-map: F(A, B, C, D, E) = Σ(4, 5, 6, 7, 9, 11, 13, 15, 16, 18, 27, 28, 31)BCPG BC A=O D B B A=1 E 7 D 0 0


## • 6 variables K-map:

 $F(A, B, C, D, E, F) = \Sigma(0, 2, 8, 9, 10, 12, 13, 16, 18, 24, 25, 26, 29, 31, 32, 34, 35, 39, 40, 42, 43, 47, 48, 50, 56, 58, 61, 63)$ CP A'B AB AB


4.13 The adder-substractor circuit of Fig. 4.13 has the following values for mode input M and data inputs A and B. In each case, determine the values of the four SUM outputs, the carry C, and overflow V.

B<sub>3</sub> A<sub>3</sub> B<sub>2</sub> A<sub>2</sub> B<sub>1</sub> A<sub>1</sub> B<sub>0</sub> A<sub>0</sub>





4.13 The adder-substractor circuit of Fig. 4.13 has the following values for mode input M and data inputs A and B. determine the values of the four SUM outputs, the carry C, and overflow V.



4.13 The adder-substractor circuit of Fig. 4.13 has the following values for mode input M and data inputs A and B.

determine the values of the four SUM outputs, the carry C, and overflow V. M 1000 (b) 1001 0 FA FA FA FA FIGURE 4.13

Four-bit adder-subtractor (with overflow detection)