


Binary Adders

- Addition is important function in computer system

- Duh, but still.

- What does an adder have to do?

- Add binary digits
- Generate carry if necessary
- Consider carry from previous digit



- Binary adders operate “bit-wise”

- A 16-bit adder uses 16 one-bit adders

- Binary adders come in two flavors

- Half adder : adds two bits and generate result and carry
- Full adder : also considers carry input
- Two half adders (plus an OR gate) make one full adder

Binary Half Adder


■ Specification:

- Design a circuit that adds two bits and generates the sum and a carry

■ Outputs:

- Two inputs: x, y
- Two output: S (sum), C (carry)

$$\begin{array}{r} 1 \\ + 1 \\ \hline 10 \end{array}$$



$$\begin{aligned} (b) \quad S &= x \oplus y \\ C &= xy \end{aligned}$$

■ Truth table:

x	y	C	S
0	0	0	0
0	1	0	1
1	0	0	1
1	1	1	0



$$C(x, y) = xy$$

$$S(x, y) = \sum(1, 2) = x'y + xy' = x \oplus y$$

Binary Half Adder - Circuit

- Circuit implementation:

$$C(x, y) = xy \quad S(x, y) = x'y + xy'$$



- Works for single bit, but not for multi-bit numbers
 - Need to consider input carry from prior stage

x	y	C	S
0	0	0	0
0	1	0	1
1	0	0	1
1	1	1	0

Full Adder

■ Specification:

- A circuit that adds three bits and generates the sum and a carry

■ Inputs:

- Three inputs: x, y, z
- Two outputs: S, C

■ Truth table:

$$1(x, y, z) = \sum(3, 5, 6, 7)$$

$$S(x, y, z) = \sum(1, 2, 4, 7)$$

$$\begin{array}{r} 00 \\ + 01 \\ \hline 01 \end{array} \quad \begin{array}{r} 1 \\ 01 \\ + 01 \\ \hline 10 \end{array}$$

x	y	z	C	S
0	0	0	0	0
0	0	1	0	1
0	1	0	0	1
0	1	1	1	0
1	0	0	0	1
1	0	1	1	0
1	1	0	1	0
1	1	1	1	1

Full Adder - Minimization

- Minimization of Boolean functions for S and C:

(S)

	yz		y	
	00	01	11	10
x				
0		1		1
1	1		1	

$$\begin{aligned}
 S &= x'y'z + x'yz' + xy'z' + xyz \\
 &= x'(y'z + yz') + x(y'z' + yz) \\
 &= x'(y \oplus z) + x(y \oplus z)'
 \end{aligned}$$

$$\begin{aligned}
 * \quad y \oplus z &= A \\
 &= x'A + xA'
 \end{aligned}$$

$$\begin{aligned}
 x \oplus A &= x \oplus (y \oplus z) \\
 &= x \oplus y \oplus z
 \end{aligned}$$


(C)

	yz		y	
	00	01	11	10
x				
0			1	
1	1		1	1

$$\begin{aligned}
 C &= xz + yz + xy \\
 &= xz(y + y') + yz(x + x') + xy(z + z') \\
 &= xyz + xy'z + x'yz + x'y'z + x'yz + xy'z' \\
 &= xy(z + z') + z(xy' + x'y) \\
 &= xy + z(x \oplus y)
 \end{aligned}$$


Full Adder - Circuit

- Possible circuit implementations:




$$S = (x \oplus y) \oplus z$$

$$C = xy + z(x \oplus y)$$



Full Adder from Half Adders

- How can two half adders make a full adder?
- Observations:
 - Three inputs x, y, z can be added in two steps
 - » $x+y+z = (x+y) + z$
 - What about the carry?
 - » Carry can occur when adding $x+y$ and when adding z
- Full adder: $S = x \oplus y \oplus z$, $C = xy + (x \oplus y)z$



Binary n-bit Adder


How can we build an n -bit adder from full adders?

- One adder for each bit (n total)
- Connect carry to next adder's input
- Output: sequence of sums and a final carry

$$A = A_3 A_2 A_1 A_0 = 0101$$

$$B = B_3 B_2 B_1 B_0 = 0011$$

4-bit adder circuit (Ripple Carry Adder):



Classical example of standard components

- Would require truth table with 2^9 entries!

Overflow

- n -bit addition can generate $(n+1)$ -bit number
 - Called “overflow”
 - Needs to be detected by computer system
- How can we detect overflow in addition?
 - End carry
- Also necessary for signed numbers or subtraction
 - Most significant bit indicates sign
- If carry *into* sign position and *out* of sign position differ, then overflow
 - Result would be correct with extra position
 - Can be detected by XOR gate
 - Can be used as input carry for next adder circuit

c_3	c_4	XOR
0	0	0
0	1	1
1	0	1
1	1	0

Overflow Conditions

■ Overflow conditions

- There is no overflow if signs are different (*pos* + *neg*, or *neg* + *pos*)
- Overflow can happen only when both numbers have same sign, and
- If carry *into* sign position and *out* of sign position differ
- Example: 2's complement signed numbers with $n = 4$ bits

$$\begin{array}{r} +6 \quad 0 \ 110 \\ +7 \quad 0 \ 111 \\ \hline +13 \quad 0 \ 1 \ 101 \end{array}$$

$$\begin{array}{r} -6 \quad 1 \ 010 \\ -7 \quad 1 \ 001 \\ \hline -13 \quad 1 \ 0 \ 011 \end{array}$$

- Result would be correct with extra position
- Detected by XOR gate (output =1 when inputs differ)
- Can be used as input carry for next adder circuit