Ethernet on the Zynq ZC706

18-545 Advanced Digital Design



Terence An, Eddie Nolan, Dale Zhang December 12, 2015

Chapter 1

Introduction

This paper is a guide to start building ethernet on the Zynq ZC706 board. It was originally written as the final project for a 18-545 project which didn't complete because they struggled to build an ethernet adapter in programmable logic and have it properly communicate with the Processing System. The intention of this paper is to aid future groups in completing an ethernet adapter, as well as providing the necessary background and deterring groups from fruitless avenues. This guide will expect a very minimal understanding of Vivado because most students in 18-545 have had very limited exposure to Vivado. We will attempt to provide the pertinent references as needed.

That being said, going through Lab 2 in Vivado Design Suite Tutorial [7] will probably be the fastest way to understand the work flow. Also, chapter 2 and chapter 4 of UltraFast Design Methodology Guide for the Vivado Design Suite [6] will be superbly helpful in learning to use Vivado, especially for using Intellectual Property (IP) in Vivado. Finally, if you still want more details on using IP, you can refer to the Vivado guide on Designing with IP [4] and Designing IP Subsystems Using IP Integrator [3]. If you'd like more information on Vivado in general, refer to the Getting Started [5] guide and the Designs Flows Overview [2].

Chapter 2

Ethernet Background

In this chapter we'll provide the basics of ethernet, just enough to get you started. Our discussion will start at the lowest level, and work our way up to the peripheral port on the processing system. If any of these sections are found to be lacking, you can find more information from the 802.3ab standard available on the IEEE Standard Association. Wikipedia is also your friend. While the intention of this book is to help you build your own ethernet, we dissuade people from actually implementing the physical transmission circuitry (PHY) yourself (the PCS and the PMA). The PMA layer is reasonable, but the PCS layer is incredibly involved. If that is all you intend to build for the semester, then perhaps it is possible. Instead we recommend you use the Vivado IP. So we'll simply provide an overview of what these parts do, and if you'd like to build these subsystems yourself, you'll have to refer to the 802.3 documentation.

2.1 Logical Link Layer

The logical link layer may also be referred to as the physical layer. This network layer deals with how the bits are formatted into frames and how they're transmitted. If you've worked on any networking projects previously, you could probably just skip this section.

2.1.1 Ethernet Frame

In Figure 2.1 you can see the basic format. However, there is another format for supporting larger frames called jumbo frames, so if frames don't look like what you're expecting that is a possibility. But it isn't very likely, because although most switches and routers support jumbo frames, they're not widely used. While we show the format of the frame, the logical link layer doesn't ascribe any meaning to these bits.

The layer one bit sequence is what you'd expect to find on the wire, and the layer two format is what you'd expect to reach the operating system.

If there are other headers you're expecting, they'd be in the beginning of the payload. All information used by higher network layers would be found there as well. The standard maximum transmission unit is 1500 bytes, so if you're making a large download, it' be broken up into roughly 1500 byte chunks, each sent according

Figure 2.1: Ethernet Frame Format source:https://en.wikipedia.org/wiki/Ethernet_frame

to some highler level protocol like TCP or UDP and your application will receive them in these chunks.

Ethernet frames are sent across Cat-5 or Cat-6 cables, and you'll often see the cables referred to as full-duplex or half-duplex. Duplex refers to the two directions of traffic, transmissions and receptions. A half-duplex cable/port alternates between transmit mode and receive mode, whereas a full-duplex cable/port has two seperate physical mediums allowing it to transmit and receive at the same time thus removing the need for any collision detection. You'll most likely be using the 1000Base-T standard (802.3ab, the twisted-pair copper standard for 1000Mbs as opposed to 1000Base-X, the fiber optic standard for 1000Mbs) which only operates on full-duplex.

The frame is transmitted 8 bits at a time over these wires, but they're encoded, so if you wanted to parse these bits yourself it's a little bit more complicated. We'll discuss more about this in the PMA section.

2.1.2 Physical Medium Attachment (PMA)

The PMA is the first subsystem that connects to the actual wires which is called the Medium Dependent Interface (MDI). The signals then are transmitted to a PCS PMA interface. The PMA is fairly straight forward to implement, you simply have to properly implement a very brief transmit function, receive function, reset function, link monitor function, clock recovery function, and a fairly lengthly control function. The exact details can be found in the 802.3z standard, section 40.4.3. Figure 2.2 gives a succinct overview of how the signals are used and generated.

The MDI consists of 4 wires for each transmission direction and each wire can take of 5 different voltages which we'll label as $\{2,1,0,-1,-2\}$. The transmit side constantly changes the voltage, even when idle. During idle, the voltages oscillate from 2 to 0 to -2 and back. The baud rate is 125 MBaud which matches the clock rate of 125 MHz so there's one symbol per 8 ns.




Figure 2.2: PMA Reference Diagram source:802.3z Standard 40.4.3, Figure 40-13 [1]

2.1.3 Physical Coding Sublayer (PCS)

The PCS is the subsystem that connects from the PMA to the Media Independent Interface (MII). Because this guide is for 1000Base-T, our PCS must interface to Gigabit Media Independent Interface (GMII) or the Reduced GMII (RGMII). In figure 2.3 you can see an overview of the PCS function. However, it hides a lot of complexity. Implementing your own PCS is a very large undertaking, despite the small reference diagram. It might appear as if you only have to implement the transmit function, the transmit enable, collision detection, and the receive function. The transmit function alone, is monumental. We have to convert the bit stream into 4 wire code groups, where each byte is encoded using the 4D-PAM5 technique into 4 quinary symbols. We also have to scramble these symbols with a linear feedback shift technique. The exact specifications can be found in section 40.3.1.3 in the 802.3z standard. The state diagram can be seen in figure 2.4.




Figure 2.3: PCS Reference Diagram source:802.3z Standard 40.3.1, Figure 40-5 [1]




Figure 2.4: PCS Transmit State Diagram source:802.3z Standard 40.3.4, Figure 40-9 [1]

Luckily though, the PCS for 1000Base-T doesn't haven't to handle collision detection since 1000Base-T is full duplex. The PCS also uses the MII's management interface to handle Auto-Negotiation which is required in 1000Base-T.

2.2 Data Link Layer

The data link layer is comprised of two sublayers, but this would be the format an operating system sees. The layer one ethernet frame has it's preamble and start of frame delimiter dropped by the MAC subsystem. Remember that the logical link layer was agnostic to the ethernet frame format. It is only the MAC that understands which bits are which part.

2.2.1 Logical Link Control

This sublayer is higher up than the MAC and handles network control frames. It handles higher level network protocols like IP, Decnet, Appletalk, etc. We can ignore these for your ethernet subsystem. Technically, a part flow control also resides in this sublayer, but for LAN protocols like ethernet there is no flow control in this sublayer.

2.2.2 Media Access Control (MAC)

This sublayer interprets the bit stream into a MAC ethernet frame, checks for frame errors, and passes on the frame in it's disessembled form in reception mode. When transmitting, it takes the frame, adds the preamble and start of frame delimiter and adds it's own source MAC address. It is important to know that the order of transmission is by one octel at a time with the low-order bits first. Usually the MAC handles collision detection as well, and carrier sense, but since we have full-duplex you can ignore these. In short, the MAC interprets the signals from the GMII and sends the layer 2 ethernet frame to the processing system.

Chapter 3
Basic Approaches

Chapter 4 Ethernet PL IP Guide

Chapter 5 PetaLinux Networking

Chapter 6 Alternate Approaches

Chapter 7
More on PL

Chapter 8

Miscellaneous

8.1 Personal Statements

8.1.1 Dale Zhang

For me, this class was challenging for a multitude of reasons. First off, I hadn't touched Verilog since I took 18-240 a few years ago, and I also wasn't very comfortable with HDL. In addition, in the context of our project, I had very little knowledge on ethernet and networking, so I had to learn a lot about how our project worked as I went along.

Over the course of the semester, there are definitely a few things I wish I had done differently. Since Terence and Eddie were both far more knowledgeable about Ethernet and networking, I often took a backseat to them when the group was making decisions. However, at some points in the semester, instead of asking for their help understanding some of the concepts driving our design, I would try to do it myself, without very much success. This led to me spending far more time on some tasks than I should've. This definitely limited my effectiveness as a team member.

Another mistake we made as a team was underestimating how much work actually needed to go into this project. Towards the beginning of the semester, we didn't put in much lab time outside of class periods and mandatory lab time. It first really caught up to us around mid semester with the first status meeting, where we saw how far behind we were, and how much more time we would need to commit for the rest of the semester.

Some advice I'd have for anyone planning to pursue an FPGA Ethernet project in the future is not to spend too much time trying to do research, and to start actually working on the board as soon as possible. In addition, ethernet on FPGA is not very well documented, and much of the documentation available is incorrect or incomplete.

For the class in general, it's definitely better to spend the long hours working on your project earlier in the semester, before your other classes have started to pick up. In addition, at the beginning of the semester, try and pick a project that you can be passionate about and that you would really like to see succeed. At times, I felt very unmotivated to go in an work on the project simply because I wasn't particularly excited about our final product.

To all future students reading this, good luck with the class and have fun!

Bibliography

- [1] IEEE. 802.3 IEEE Standard for Information Technology Telecommunications and Information Exchange Between Systems Local and Metropolitan Area Networks Specific Requirements Part 3: Carrier Sense Multiple Access with Collision Detection (CSMA/CD) Access Method and Physical Layer Specifications. 2002, pp. 1,562.
- [2] Xilinx. Design Flows Overview. 2015. URL: http://www.xilinx.com/support/documentation/sw_manuals/xilinx2015_4/ug888-vivado-design-flows-overview-tutorial.pdf.
- [3] Xilinx. Designing IP Subsystems Using IP Integrator. 2015. URL: http://www.xilinx.com/support/documentation/sw_manuals/xilinx2015_4/ug994-vivado-ip-subsystems.pdf.
- [4] Xilinx. Designing with IP. 2015. URL: http://www.xilinx.com/support/documentation/sw_manuals/xilinx2015_4/ug896-vivado-ip.pdf.
- [5] Xilinx. Getting Started. 2015. URL: http://www.xilinx.com/support/documentation/sw_manuals/xilinx2015_4/ug910-vivado-getting-started.pdf.
- [6] Xilinx. UltraFast Design Methodology Guide for the Vivado Design Suite. 2015.
 URL: http://www.xilinx.com/support/documentation/sw_manuals/ug949-vivado-design-methodology.pdf.
- [7] Xilinx. Vivado Design Suite Tutorial. 2015. URL: http://www.xilinx.com/support/documentation/sw_manuals/xilinx2015_4/ug888-vivado-design-flows-overview-tutorial.pdf.

Appendix A Appendix